A 77-GHz Mixed-Mode FMCW Signal Generator Based on Bang-Bang Phase Detector

被引:20
|
作者
Lin, Jianfu [1 ]
Song, Zheng [1 ]
Qi, Nan [2 ]
Rhee, Woogeun [1 ]
Wang, Zhihua [1 ]
Chi, Baoyong [1 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
[2] Chinese Acad Sci, Inst Semicond, Beijing 100083, Peoples R China
基金
中国国家自然科学基金;
关键词
Delta Sigma modulator; bang-bang phase detector (BBPD); CMOS; frequency-modulated continuous-wave (FMCW) chirp; mixed-mode synthesizer; millimeter-wave (mm-wave) radar; phase-locked loop (PLL); FRACTIONAL-N PLL; DIGITAL PLL; SYNTHESIZER; TRANSCEIVER; MODULATOR; TDC;
D O I
10.1109/JSSC.2018.2856248
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 77-GHz frequency-modulated continuous-wave (FMCW) signal generator is presented for automobile millimeter-wave (mm-wave) radar applications. The reconfigurable chirp is generated by a mixed-mode synthesizer operating at 38.5 GHz, in which the frequency doubling scheme is used to improve the chirp bandwidth and simplify the design. The bang-bang phase detector (BBPD) is employed for phase detection in the synthesizer, avoiding complicated linear time-to-digital converter (TDC) as well as reducing design complexity and power consumption. A 1-bit third-order single-loop Delta Sigma modulator (SLDSM3), combining with the hybrid finite-impulse-response (FIR) filtering technique, significantly suppresses the BBPD induced quantization noise. A type-III slope estimator with a switchable polarity is embedded in the digital loop filter (DLF) to improve the linearity around the chirp turning-around points (TAPs). Two infiniteimpulse- response (IIR) filtering stages smoothen the generated chirp waveform by reducing the instant variation of the DLF's output. Implemented in 65-nm CMOS, the proposed FMCW signal generator consumes 43.1-mW power and occupies 2-mm(2) die area, including testing pads. The measured phase noise from the 38.5-GHz carrier is -87.7 dBc/Hz at 1-MHz offset. The measured root-mean-square (rms) frequency errors of the generated triangle chirps over the 1-ms period are 189 and 336 kHz, with 0.914- and 1.827-GHz chirp bandwidth, respectively.
引用
收藏
页码:2850 / 2863
页数:14
相关论文
共 22 条
  • [1] A 77-GHz Mixed-Mode FMCW Signal Generator Based on Bang-Bang Phase Detector
    Lin, Jianfu
    Song, Zheng
    Qi, Nan
    Rhee, Woogeun
    Chi, Baoyong
    [J]. 2017 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2017, : 317 - 320
  • [2] A 77-GHz Mixed-Mode FMCW Generator Based on a Vernier TDC With Dual Rising-Edge Fractional-Phase Detector
    Wu, Jianxi
    Deng, Wei
    Chen, Zipeng
    Zheng, Wei
    Liu, Yibo
    Wang, Shufu
    Qi, Nan
    Chi, Baoyong
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (01) : 60 - 73
  • [3] A 77-GHz Mixed-Mode FMCW Generator Based on a Vernier TDC with Dual Rising-Edge Fractional-Phase Detector
    Wu, Jianxi
    Chen, Zipeng
    Zheng, Wei
    Liu, Yibo
    Wang, Shufu
    Qi, Nan
    Chi, Baoyong
    [J]. 2018 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC): PROCEEDINGS OF TECHNICAL PAPERS, 2018, : 79 - 82
  • [4] A 622-Mb/s Mixed-Mode BPSK Demodulator Using a Half-Rate Bang-Bang Phase Detector
    Kim, Duho
    Choi, Kwang-chun
    Seo, Young-kwang
    Kim, Hyunchin
    Choi, Woo-Young
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (10) : 2284 - 2292
  • [5] Jitter analysis of a PLL-based CDR with a bang-bang phase detector
    Ramezani, M
    Andre, C
    Salama, T
    [J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2002, : 393 - 396
  • [6] A 12.9-to-15.1-GHz Digital PLL Based on a Bang-Bang Phase Detector With Adaptively Optimized Noise Shaping
    Dartizio, Simone M.
    Tesolin, Francesco
    Mercandelli, Mario
    Santiccioli, Alessio
    Shehata, Abanob
    Karman, Saleh
    Bertulessi, Luca
    Buccoleri, Francesco
    Avallone, Luca
    Parisi, Angelo
    Lacaita, Andrea L.
    Kennedy, Michael P.
    Samori, Carlo
    Levantino, Salvatore
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (06) : 1723 - 1735
  • [7] Markov chains-based derivation of the phase detector gain in bang-bang PLLs
    Da Dalt, Nicola
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (11) : 1195 - 1199
  • [8] A Self-Calibrated Bang-Bang Phase Detector for Low-Offset Time Signal Processing
    Prinzie, Jeffrey
    Steyaert, Michiel
    Leroux, Paul
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (05) : 453 - 457
  • [9] A 47GHz Mixed-Mode FMCW Signal Generator for Fast Triangular Chirp Modulation
    Chen, Guopei
    Ma, Ruichang
    Cao, Mengdi
    Duan, Luqiang
    Chen, Zhiyuan
    Deng, Wei
    Chi, Baoyong
    [J]. 2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [10] Analysis of phase noise due to bang-bang phase detector in PLL-based clock and data recovery circuits
    Vichienchom, K
    Liu, WT
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 617 - 620