Construction of Delay-Driven GNR Routing Tree

被引:2
|
作者
Yan, Jin-Tai [1 ]
Yen, Chia-Heng [2 ]
机构
[1] Tainan Natl Univ Arts, Off Res & Dev, Tainan, Taiwan
[2] Natl Chiao Tung Univ, Inst Bioinformat & Syst Biol, Hsinchu, Taiwan
来源
2019 17TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS) | 2019年
关键词
D O I
10.1109/newcas44328.2019.8961288
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is known that graphene nanoribbon (GNR) based devices and interconnects can be treated to be better alternative in nano-scale designs. In this paper, given a source pin and a set of target pins inside a GNR grid-based routing plane, based on the consideration of the wirelength and bending delay in graphene nanoribbon, an efficient routing algorithm can be proposed to construct a delay-driven GNR routing tree with minimizing the total wirelength for the target pins. Compared with Das's algorithm [9] on total wirelength and maximum source-to-target delay, the experimental results show that our proposed routing algorithm only uses 8.05% of the extra wirelength to reduce 23.13% of the maximum delay in the construction of a delay-driven GNR routing tree for 6 tested examples on the average.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] Delay-driven oscillations via Axin2 feedback in the Wnt/β-catenin signalling pathway
    Cavallo, James C.
    Scholpp, Steffen
    Flegg, Mark B.
    JOURNAL OF THEORETICAL BIOLOGY, 2020, 507
  • [42] Multi-Strategy Delay-Driven Layer Assignment for Non-Default-Rule Wiring Techniques
    Liu G.-G.
    Bao C.-P.
    Wang X.
    Guo W.-Z.
    Chen G.-L.
    Jisuanji Xuebao/Chinese Journal of Computers, 2023, 46 (04): : 743 - 760
  • [43] A relative delay constrained tree for efficient multicast routing
    Nam, HS
    Lee, HS
    Lee, HH
    Kim, DY
    PROCEEDINGS OF THE ICCC 2002: 15TH INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION, VOLS 1 AND 2: REDEFINING INTERNET IN THE CONTEXT OF PERVASIVE COMPUTING, 2002, : 173 - 180
  • [44] Timing-driven obstacles-avoiding routing tree construction for a multiple-layer system
    Huang, Hsin-Hsiung
    Huang, Hui-Yu
    Lin, Yu-Cheng
    Hsieh, Tsai-Ming
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1200 - +
  • [45] CDCTree: Novel obstacle-avoiding routing tree construction based on current driven circuit model
    Shi, Yiyu
    Jing, Tong
    He, Lei
    Feng, Zhe
    Hong, Xianlong
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 630 - 635
  • [46] Delay-Driven Layer Assignment Algorithm Based on Integrating Multi-Strategy for Advanced Technology Nodes
    Liu G.
    Jiang L.
    Li Z.
    Wu R.
    Xu N.
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2024, 36 (04): : 625 - 635
  • [47] Analysis of delay fault in GNR power interconnects
    Bhattacharya, Sandip
    Das, Debaprasad
    Rahaman, Hafizur
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2018, 31 (03)
  • [48] On a new timing-driven routing tree problem
    Chang, YW
    Wong, DF
    Zhu, K
    Wong, CK
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 420 - 423
  • [49] Effective legitimate Skew driven clock tree routing
    Zhao, M
    Cai, YC
    Hong, XL
    Liu, Y
    Huang, L
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 140 - 143
  • [50] Routing tree construction under fixed buffer locations
    Cong, J
    Yuan, X
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 379 - 384