共 50 条
- [2] Primitive path delay fault identification [J]. TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 95 - 100
- [3] Testable path delay fault cover for sequential circuits [J]. EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 220 - 226
- [5] Path Delay Fault Diagnosis Using Path Scoring [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 638 - 641
- [6] Implicit and exact path delay fault grading in sequential circuits [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 990 - 995
- [8] Effective path selection for delay fault testing of sequential circuits [J]. ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 998 - 1003
- [9] DELAY-FAULT PROPAGATION IN SYNCHRONOUS SEQUENTIAL-CIRCUITS [J]. ELECTRONICS LETTERS, 1994, 30 (10) : 765 - 767
- [10] Improving diagnostic resolution of delay faults using path delay fault model [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 345 - 350