Sequential path delay fault identification using encoded delay propagation signatures

被引:0
|
作者
Flanigan, Edward [1 ]
Abdulrahman, Arkan [1 ]
Tragoudas, Spyros [1 ]
机构
[1] So Illinois Univ, Dept Elect & Comp Engn, Carbondale, IL 62901 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A complete function-based scheme is presented to identify at-speed sequentially untestable path delay faults. We introduce signature variables to implicitly track error propagation through combinational and sequential circuits. The path sensitization test functions are encoded with the signature variables. These encoded test functions allow implicit identification of all propagating transitions corresponding to each individual test function minterm. We then utilize the signature variables during the fault propagation in a way such that the latched error propagates robustly to an observable point irrespective of other latched errors. Results presented on the ISCAS'89 benchmarks show a large number of sequentially untestable path delay faults are identified.
引用
收藏
页码:633 / 636
页数:4
相关论文
共 50 条
  • [1] Path delay fault simulation of sequential circuits
    Chakraborty, TJ
    Agrawal, VD
    Bushnell, ML
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (02) : 223 - 228
  • [2] Primitive path delay fault identification
    Sivaraman, M
    Strojwas, AJ
    [J]. TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 95 - 100
  • [3] Testable path delay fault cover for sequential circuits
    Krstic, A
    Chakradhar, ST
    Cheng, KT
    [J]. EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 220 - 226
  • [4] Testable path delay fault cover for sequential circuits
    Krstic, A
    Chakradhar, ST
    Cheng, KT
    [J]. JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2000, 16 (05) : 673 - 686
  • [5] Path Delay Fault Diagnosis Using Path Scoring
    Lim, Yoseop
    Lee, Joohwan
    Kang, Sungho
    [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 638 - 641
  • [6] Implicit and exact path delay fault grading in sequential circuits
    Kumar, MMV
    Tragoudas, S
    Chakravarty, S
    Jayabharathi, R
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 990 - 995
  • [7] Delay fault diagnosis in sequential circuits based on path tracing
    Girard, P
    Landrault, C
    Pravossoudovitch, S
    Rodriguez, B
    [J]. INTEGRATION-THE VLSI JOURNAL, 1995, 19 (03) : 199 - 218
  • [8] Effective path selection for delay fault testing of sequential circuits
    Chakraborty, TJ
    Agrawal, VD
    [J]. ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 998 - 1003
  • [9] DELAY-FAULT PROPAGATION IN SYNCHRONOUS SEQUENTIAL-CIRCUITS
    CAVALLERA, P
    GIRARD, P
    LANDRAULT, C
    PRAVOSSOUDOVITCH, S
    [J]. ELECTRONICS LETTERS, 1994, 30 (10) : 765 - 767
  • [10] Improving diagnostic resolution of delay faults using path delay fault model
    Majhi, AK
    Gronthoud, G
    Hora, C
    Lousberg, M
    Valer, P
    Eichenberger, S
    [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 345 - 350