Variability Analysis Tool for CMOS Analog/RF Circuits: VariAnT

被引:0
|
作者
Afacan, Engin [1 ]
Avci, Yigit Ender [1 ]
Demirbas, Omer Osman [1 ]
机构
[1] Kocaeli Univ, Dept Elect & Commun Engn, Izmit, Turkey
关键词
MONTE-CARLO;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Commercial EDA tools offer process, voltage, and temperature (PVT) variation analyses in order to estimate the variation effects on circuit performances. However, many of them use primitive MC (random sampling) during generation of the uncertain design space, which results in excessively long simulation times (days, weeks, even months). Furthermore, users have limited access to modify some important properties (i.e. sampling method, variation type, etc.) in such tools. In this study, a comprehensive, flexible, and user-friendly SPICE based variability analysis tool (VariAnT) is presented, which exhibits four different variation analyses: Monte Carlo, Worst Case, Voltage-Temperature, and Sensitivity. The developed tool includes two enhanced sampling approaches during MC analysis: quasi-random sampling and Latin Hypercube sampling, which improves the efficiency by reducing the number of samples required for an accurate yield estimation. Furthermore, sensitivity analysis helps users to determine the most critical device(s), which is a valuable design insight to reduce the number of re-design iterations.
引用
收藏
页码:25 / 28
页数:4
相关论文
共 50 条
  • [1] IDAC - AN INTERACTIVE DESIGN TOOL FOR ANALOG CMOS CIRCUITS
    DEGRAUWE, MGR
    NYS, O
    DIJKSTRA, E
    RIJMENANTS, J
    BITZ, S
    GOFFART, BLA
    VITTOZ, EA
    CSERVENY, S
    MEIXENBERGER, C
    VANDERSTAPPEN, G
    OGUEY, HJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (06) : 1106 - 1116
  • [2] ILAC - AN AUTOMATED LAYOUT TOOL FOR ANALOG CMOS CIRCUITS
    RIJMENANTS, J
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (02) : 417 - 425
  • [3] Fast hierarchical process variability analysis and parametric test development for analog/RF circuits
    Liu, F
    Ozev, S
    [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 161 - 168
  • [4] SiSMA - A tool for efficient analysis of analog CMOS integrated circuits affected by device mismatch
    Biagetti, G
    Orcioni, S
    Turchetti, C
    Crippa, P
    Alessandrini, M
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (02) : 192 - 207
  • [5] Spicedim - A CAD Tool for Supporting Circuit Sizing of Analog CMOS Circuits
    Batas, Daniel
    Knaak, Stefan
    Fiedler, Horst
    [J]. 2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 351 - 354
  • [6] A tool for design exploration and power optimization of CMOS RF circuits blocks
    Barboni, Leonardo
    Fiorelli, Rafaella
    Silveira, Fernando
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2961 - +
  • [7] Improving symbolic analysis in CMOS analog integrated circuits
    Aguila-Meza, J
    Torres-Papaqui, L
    Tlelo-Cuautle, E
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 193 - 196
  • [8] Synthesis of analog CMOS circuits
    Shanker, KR
    Vasudevan, V
    [J]. TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 439 - 444
  • [9] Time-dependent dielectric breakdown (TDDB) reliability analysis of CMOS analog and radio frequency (RF) circuits
    Sanic, Mustafa Tarik
    Yelten, Mustafa Berke
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 97 (01) : 39 - 47
  • [10] Time-dependent dielectric breakdown (TDDB) reliability analysis of CMOS analog and radio frequency (RF) circuits
    Mustafa Tarık Saniç
    Mustafa Berke Yelten
    [J]. Analog Integrated Circuits and Signal Processing, 2018, 97 : 39 - 47