New digital control architecture eliminating the need for high resolution DPWM

被引：11
|
作者：
Li, Jian [1 ]
Lee, Fred C. [1 ]
Qiu, Yang [1 ]
机构：
[1] Virginia Polytech Inst & State Univ, Bradley Dept Elect & Comp Engn, Ctr Power Elect Syst, Blacksburg, VA 24061 USA
来源：
2007 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6 | 2007年
关键词：
D O I：
10.1109/PESC.2007.4342093
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
Due to the non-linear quantization effects of A/D converter and digital pulse-width modulator (DPWM), limit cycle oscillation is hard to predict in the voltage-mode digital controlled switching power supplies. As a result, one dedicated DPWM with very high resolution is indispensable to reduce the limit cycle oscillations, which usually results complexity and high cost for digital controllers. This paper investigates a new digital control architecture eliminating the needs for high resolution DPWM, so that greatly cost reduction can be achieved. Experimental verification is done at the hardware prototype to verify the control concept.
引用
收藏
页码：814 / 819
页数：6
相关论文
共 50 条
  • [1] Fine Resolution DPWM Circuit for High Frequency Digital Control DC-DC Converter
    Furukawa, Yudai
    Nakamura, Hirokazu
    Eto, Haruhi
    Kurokawa, Fujio
    2018 INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS, ELECTRICAL DRIVES, AUTOMATION AND MOTION (SPEEDAM), 2018, : 491 - 496
  • [2] FPGA-based high resolution DPWM control circuit
    SONG Hu
    JIANG Naiti
    HU Shanshan
    LI Hongtao
    JournalofSystemsEngineeringandElectronics, 2018, 29 (06) : 1136 - 1141
  • [3] FPGA-based high resolution DPWM control circuit
    Song Hu
    Jiang Naiti
    Hu Shanshan
    Li Hongtao
    JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2018, 29 (06) : 1136 - 1141
  • [4] FPGA based Digital Control with High-Resolution Synchronous DPWM and High-Speed Embedded A/D Converter
    Quintero, J.
    Sanz, M.
    Barrado, A.
    Lazaro, A.
    APEC: 2009 IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1- 4, 2009, : 1360 - 1366
  • [5] High resolution DPWM clustered architecture for digitally controlled DC–DC converter using FPGA
    V. Radhika
    K. Baskaran
    Cluster Computing, 2019, 22 : 4421 - 4430
  • [6] High resolution DPWM clustered architecture for digitally controlled DC-DC converter using FPGA
    Radhika, V
    Baskaran, K.
    CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2019, 22 (02): : S4421 - S4430
  • [7] Eliminating the need for a new precipitator
    World Cem, 10 (24-26, 28):
  • [8] A High-Resolution and Robust 12-bit DPWM for Digital DC-DC Converters
    Foong, Huey Chian
    Tan, Meng Tong
    Zheng, Yuanjin
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (09): : 1455 - 1463
  • [9] High Speed DPWM for Digital Power Converter Controller
    Smirnov, Y.
    Subotskaya, V.
    Tulupov, M.
    Bodano, E.
    2019 42ND INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2019, : 87 - 91
  • [10] A NEW CCD ARCHITECTURE OF HIGH-RESOLUTION AND SENSITIVITY FOR COLOR DIGITAL STILL PICTURE
    TABEI, M
    KOBAYASHI, K
    SHIZUKUISHI, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (05) : 1052 - 1058
12345