Model for random telegraph signals in sub-micron MOSFETS

被引:21
|
作者
Amarasinghe, NV
Çelik-Butler, Z [1 ]
Zlotnicka, A
Wang, F
机构
[1] So Methodist Univ, Dept Elect Engn, Dallas, TX 75275 USA
[2] Univ Texas, Dept Elect Engn, Arlington, TX 76019 USA
[3] Motorola Inc, Tempe, AZ 85284 USA
关键词
D O I
10.1016/S0038-1101(03)00100-X
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Random telegraph signals (RTS) are two or more level switching events observed at the drain current or voltage of a MOSFET, which originate from the traps at the Si/SiO2 interface through the process of capture and emission of charge carriers. Even though there are several available models for low-frequency noise in MOSFETs today, none of them provide modeling tools for RTS. A model has been developed for RTS at the drain of sub-micron scale MOSFETs. The RTS power spectral density is given in terms of three parameters, which fully characterize the RTS, namely capture time, emission time and RTS amplitude. These three parameters are expressed in the terms of the device physical parameters, biasing conditions and temperature, through seven independent modeling parameters: the trap position, x(T) and y(T), trap energy, E-T-E-Cox, capture cross-section, sigma(0), trap binding energy, DeltaE(B), and empirical fitting constants for the screened scattering coefficient, K-1 and K-2. The model was tested through RTS data obtained on sub-micron LDD n-MOSFETs. Results were compared with the model and fitting parameters were extracted. The trap position x(T) was found to be 13 A, close to the Si-SiO2 interface compared to the oxide thickness of 50 Angstrom. y(T) is 0.12 mum, indicating the trap is located close to the drain side. The sigma(0) obtained from the fittings was 7 x 10(-20) cm(2) at V-GS = 1.2 V and increased with gate voltage. DeltaE(B) was 0.3 eV. The K-1 and K-2 values were evaluated to be 3 x 10(-13) and -2.5 x 10(-16) VS, respectively. The extracted parameters are comparable to the reported values measured on similar devices. (C) 2003 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:1443 / 1449
页数:7
相关论文
共 50 条
  • [21] THRESHOLD VOLTAGE MODELS OF THE NARROW-GATE EFFECT IN MICRON AND SUB-MICRON MOSFETS
    CHUNG, SSS
    SAH, CT
    [J]. SOLID-STATE ELECTRONICS, 1988, 31 (06) : 1009 - 1021
  • [22] Statistics of random telegraph noise in sub-μm MOSFETS
    Mueller, HH
    Schulz, M
    [J]. NOISE IN PHYSICAL SYSTEMS AND 1/F FLUCTUATIONS, PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE, 1997, : 195 - 200
  • [23] EXISTENCE OF DOUBLE-CHARGED OXIDE TRAPS IN SUB-MICRON MOSFETS
    NAKAMURA, H
    YASUDA, N
    TANIGUCHI, K
    HAMAGUCHI, C
    TORIUMI, A
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1989, 28 (11): : L2057 - L2060
  • [24] THE V-E RELATION AND THE FIELD DISTRIBUTION IN SUB-MICRON MOSFETS
    LEBURTON, JP
    DORDA, G
    [J]. JOURNAL DE PHYSIQUE, 1981, 42 (NC7): : 193 - 200
  • [25] SIMULATION OF SOURCE DRAIN STRUCTURES FOR SUB-MICRON MOSFETS WITH AND WITHOUT PREAMORPHIZATION
    ORLOWSKI, M
    MAZURE, C
    MADER, L
    [J]. JOURNAL DE PHYSIQUE, 1988, 49 (C-4): : 557 - 560
  • [26] Alternative gate insulators for deep sub-micron channel length MOSFETs
    Rao, VR
    Eisele, I
    Grabolla, T
    [J]. SEMICONDUCTOR DEVICES, 1996, 2733 : 54 - 56
  • [27] SUB SUB-MICRON TURNING
    GETTELMAN, K
    [J]. MODERN MACHINE SHOP, 1984, 56 (11) : 50 - 55
  • [28] SUB SUB-MICRON TURNING
    GETTELMAN, K
    [J]. INDUSTRIAL DIAMOND REVIEW, 1985, 45 (02): : 66 - 66
  • [29] METHODOLOGY FOR SUB-MICRON DEVICE MODEL DEVELOPMENT
    MARASH, V
    DUTTON, RW
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (02) : 299 - 306
  • [30] SUB-MICRON VLSI
    BUSS, D
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (10) : 1660 - 1660