A Wide Spectral Response Single Photon Avalanche Diode for Backside-Illumination in 55-nm CMOS Process

被引:9
|
作者
Liu, Yang [1 ]
Liu, Maliang [1 ]
Ma, Rui [1 ]
Hu, Jin [1 ]
Li, Dong [1 ]
Wang, Xiayu [1 ]
Zhu, Zhangming [1 ]
机构
[1] Xidian Univ, Sch Microelect, Shaanxi Key Lab Integrated Circuits & Syst, Xian 710071, Peoples R China
基金
美国国家科学基金会;
关键词
Backside-illuminated (BSI) technology; CMOS image sensor (CIS); detector; Geiger mode; light detection and ranging (LiDAR); single photon avalanche diode (SPAD); SPAD; NM;
D O I
10.1109/TED.2022.3194488
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article presents a wide-spectral response single photon avalanche diode (SPAD) designed and fabricated in advanced 55-nm CMOS image sensor technology. SPADs with different active areas and doping profiles are simulated by Sentaurus-TCAD to optimize their electrical and optical performances. A global well-sharing technique is employed to deliver a pixel pitch of 16.4 mu m and a fill factor of 50.96% for a device with a 6 mu m radius. The proposed structure is based on a p(+)/deep n-well (DNW) multiplication junction, extending its spectral response as much as possible. Compared to the existing BSI SPADs, a triple protection method is innovatively used to suppress premature edge breakdown and to reduce the dark count rate (DCR) through a combination of a virtual retrograde DNW, p-well guard ring, and a poly gate ring located above the shallow trench isolation. Furthermore, deep trench isolation is employed to suppress crosstalk. Samples of different radii from 2 to 6 mu m are manufactured. The SPADs exhibit a low DCR below 20 cps/mu m(2) at room temperature and with a 2-V excess bias. The peak photon detection probability is 20.3% at 660 nm and is maintained at a high value, more than 10%, in the spectral range of 550-820 nm.
引用
收藏
页码:5041 / 5047
页数:7
相关论文
共 34 条
  • [31] Measurements and Simulations of Low Dark Count Rate Single Photon Avalanche Diode Device in a Low Voltage 180-nm CMOS Image Sensor Technology
    Leitner, Tomer
    Feiningstein, Amos
    Turchetta, Renato
    Coath, Rebecca
    Chick, Steven
    Visokolov, Gil
    Savuskan, Vitali
    Javitt, Michael
    Gal, Lior
    Brouk, Igor
    Bar-Lev, Sharon
    Nemirovsky, Yael
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (06) : 1982 - 1988
  • [32] High-Performance Back-Illuminated Three-Dimensional Stacked Single-Photon Avalanche Diode Implemented in 45-nm CMOS Technology
    Lee, Myung-Jae
    Ximenes, Augusto Ronchini
    Padmanabhan, Preethi
    Wang, Tzu-Jui
    Huang, Kuo-Chin
    Yamashita, Yuichiro
    Yaung, Dun-Nian
    Charbon, Edoardo
    [J]. IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2018, 24 (06)
  • [33] 22 μW, 5.1 ps LSB, 5.5 ps RMS jitter Vernier time-to-digital converter in CMOS 65 nm for single photon avalanche diode array
    Nolet, F.
    Roy, N.
    Carrier, S.
    Bouchard, J.
    Fontaine, R.
    Charlebois, S. A.
    Pratte, J. -F.
    [J]. ELECTRONICS LETTERS, 2020, 56 (09) : 424 - 425
  • [34] A 3x3, 5μm pitch, 3-transistor Single Photon Avalanche Diode Array with Integrated 11V Bias Generation in 90nm CMOS Technology
    Henderson, Robert K.
    Webster, Eric. A. G.
    Walker, Richard
    Richardson, Justin A.
    Grant, Lindsay A.
    [J]. 2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,