Feasibility study of sub-65nm contact/hole patterning

被引：0
|
作者：
Cheng, YF [1 ]
Wu, TH [1 ]
Lin, CL [1 ]
Chang, Y [1 ]
Lin, B [1 ]
机构：
[1] United Microelect Corp, Adv OPC Dept, CRD Adv Modules, Tainan 741, Taiwan
来源：
Optical Microlithography XVIII, Pts 1-3 | 2005年 / 5754卷
关键词：
MEEF; sub-resolution assist feature; RELACS; SAFIER; QUASAR;
D O I：
暂无
中图分类号：
O43 [光学];
学科分类号：
070207 ; 0803 ;
摘要：
In 65nm and beyond generations, contact/via patterning is more challenging due to the complexity of manufacturing masks and the weak lithography process window. High NA scanners and suitable illumination can provide the desired resolution and dense pitch. However, there are trade-offs between process window, mask error enhancement factor (MEEF), and proximity effect. Some assistant technology is reported in literature, such as thermal flow, RELACS, SAFIER and sub-resolution assistant features. In this paper, we report a detailed study of the feasibility and limitations of these kinds of methods. Finally, we describe sub-resolution assistant features when used in QUASAR illumination with lower sigma, which have shown great promise to reduce the proximity effect and NEEF to get a larger lithography process window.
引用
收藏
页码：910 / 917
页数：8
相关论文
共 50 条
  • [21] Sub-80 nm contact hole patterning using step and flash imprint lithography
    Mancini, DP
    Le, N
    Gehoski, KA
    Young, S
    Dauksher, WJ
    Nordquist, KJ
    Resnick, DJ
    EMERGING LITHOGRAPHIC TECHNOLOGIES VIII, 2004, 5374 : 371 - 382
  • [22] Screening methodology for VMIN drift in SRAM arrays with application to sub-65nm nodes
    Ball, M.
    Rosal, J.
    Mckee, R.
    Loh, WK.
    Houston, T.
    Garcia, R.
    Raval, J.
    Li, D.
    Hollingsworth, R.
    Gury, R.
    Eklund, R.
    Vaccani, J.
    Castellano, B.
    Piacibello, F.
    Ashburn, S.
    Tsao, A.
    Krishnan, A.
    Ondrusek, J.
    Anderson, T.
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 439 - +
  • [23] The application of phase grating to CLM technology for the sub-65nm node optical lithography
    Yoon, GS
    Kim, SH
    Park, AS
    Choi, SY
    Jeon, CU
    Shin, IK
    Choi, SW
    Han, WS
    Photomask and Next-Generation Lithography Mask Technology XII, Pts 1 and 2, 2005, 5853 : 703 - 713
  • [24] Integration of high-K dielectrics into sub-65nm CMOS technology: Requirements and challenges
    Misra, D
    Choudhury, NA
    Garg, R
    Srinivasan, P
    TENCON 2004 - 2004 IEEE REGION 10 CONFERENCE, VOLS A-D, PROCEEDINGS: ANALOG AND DIGITAL TECHNIQUES IN ELECTRICAL ENGINEERING, 2004, : D320 - D323
  • [25] High-performance on-chip interconnect circuit technologies for sub-65nm CMOS
    Kaul, H
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 324 - 324
  • [26] Novel cleaning techniques to achieve defect-free photomasks for sub-65nm nodes
    Ryu, Jin Ho
    Lee, Dong Wook
    Ryu, Ji Sun
    Kim, Sang Pyo
    Han, Oscar
    PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349
  • [27] 300 mm megasonic cleaning process to address material consumption requirements for sub-65nm
    Lucey, MS
    2005 IEEE Workshop on Microelectronics and Electron Devices, 2005, : 21 - 23
  • [28] Mesh Patterning Process for 40nm Contact Hole
    Lee, Kilyoung
    Bok, Cheolkyu
    Kim, Jaeheon
    Shim, Hyunkyung
    Heo, Junggun
    Lee, Junghyung
    Kim, Hyung-Soo
    Yim, Donggyu
    Park, Sung-Ki
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXVII, PTS 1 AND 2, 2010, 7639
  • [29] Wide temperature spectrum low leakage dynamic circuit technique for sub-65nm CMOS technologies
    Kursun, Volkan
    Liu, Zhiyu
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3854 - +
  • [30] Template fabrication for sub-80 nm contact hole patterning using step and flash imprint lithography
    Mancini, DP
    Gehoski, KA
    Dauksher, WJ
    Nordquist, KJ
    Resnick, DJ
    Schumaker, P
    McMackin, I
    23RD ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PTS 1 AND 2, 2003, 5256 : 122 - 131
12345