Scheduling analysis of real-time systems with precise Modeling of cache related preemption delay

被引:48
|
作者
Staschulat, J [1 ]
Schliecker, S [1 ]
Ernst, R [1 ]
机构
[1] Inst Comp & Commun Network Engn, D-38106 Braunschweig, Germany
关键词
D O I
10.1109/ECRTS.2005.26
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Accurate timing analysis is key to efficient embedded system synthesis and integration. Caches are needed to increase the processor performance but they are hard to use because of their complex behaviour especially in preemptive scheduling. Current approaches use simplified assumptions or propose exponentially complex scheduling analysis algorithms to bound the cache related preemption delay at a context switch. We present an conservative polynomial algorithm that extends real-time scheduling analysis to consider cache effects due to the preempted and the preempting task for the preemption delay. Dataflow analysis on task level is combined with real-time scheduling analysis to determine the response time including cache related preemption delay for each task accurately. The experiments show significant improvement in analysis precision over previous polynomial approaches for typical embedded benchmarks.
引用
收藏
页码:41 / 48
页数:8
相关论文
共 50 条
  • [41] Integrating Task Scheduling and Cache Locking for Multicore Real-Time Embedded Systems
    Zheng, Wenguang
    Wu, Hui
    Nie, Chuanyao
    ACM SIGPLAN NOTICES, 2017, 52 (05) : 71 - 80
  • [42] Cache and pipeline sensitive fixed priority scheduling for preemptive real-time systems
    Schneider, J
    21ST IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2000, : 195 - 204
  • [43] Minimizing Cache Related Preemption Delay in Preemptive Scheduler
    Gupta, Vidya
    Shrawankar, Urmila
    2014 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (IEEE ICCIC), 2014, : 1249 - 1254
  • [44] Accurate estimation of cache-related preemption delay
    Negi, HS
    Mitra, T
    Roychoudhury, A
    CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, 2003, : 201 - 206
  • [45] Reconfigurable cache for real-time MPSoCs: Scheduling and implementation
    Chen, Gang
    Hu, Biao
    Huang, Kai
    Knoll, Alois
    Huang, Kai
    Liu, Di
    Stefanov, Todor
    Li, Feng
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 42 : 200 - 214
  • [46] Cache-aware real-time disk scheduling
    Chang, Hsung-Pin
    Chang, Ray-I
    Shih, Wei-Kuan
    Chang, Ruei-Chuan
    Computer Journal, 2004, 47 (05): : 560 - 578
  • [47] Cache-aware real-time disk scheduling
    Chang, HP
    Chang, RI
    Shih, WK
    Chang, RC
    COMPUTER JOURNAL, 2004, 47 (05): : 560 - 578
  • [48] Beyond the limitations of real-time scheduling theory: a unified scheduling theory for the analysis of real-time systems
    Slomka, Frank
    Sadeghi, Mohammadreza
    SICS SOFTWARE-INTENSIVE CYBER-PHYSICAL SYSTEMS, 2021, 35 (3-4): : 201 - 236
  • [49] Accounting for cache-related preemption delay in dynamic priority schedulability analysis
    Ju, Lei
    Chakraborty, Samarjit
    Roychoudhury, Abhik
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 1623 - 1628
  • [50] Cache preemption related delay accounting via static analysis and functional simulation
    Starke, Renan Augusto
    de Oliveira, Romula Silva
    2012 BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEM ENGINEERING (SBESC 2012), 2012, : 149 - 152