Nanometer scale linewidth control during etching of polysilicon gates in high-density plasmas

被引：4

作者：

Joubert, O ^{[1
]}

Pargon, E ^{[1
]}

Foucher, J ^{[1
]}

Detter, X ^{[1
]}

Cunge, G ^{[1
]}

Vallier, L ^{[1
]}

机构：

[1] CNRS, Lab Technol Microelect, CEA, LETI, F-38054 Grenoble 9, France

来源：

MICROELECTRONIC ENGINEERING | 2003年 / 69卷 / 2-4期

关键词：

plasma etching; gate patterning; CMOS scaling; critical dimension control;

D O I：

10.1016/S0167-9317(03)00321-6

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We address some of the plasma issues encountered for ultimate silicon gate patterning that should be fixed in order to establish the long term viability of plasma processes in integrated circuits manufacturing. For sub-100-nm gate dimensions, one of the main issues is to precisely control the shape of the etched feature. This requires a detailed knowledge of the various physico-chemical mechanisms involved in plasma etching and deposition. (C) 2003 Published by Elsevier B.V.

引用

页码：350 / 357

页数：8

共 50 条

[1] Profile evolution and nanometre-scale linewidth control during etching of polysilicon gates in high-density plasmas
Tuda, M
Shintani, K
Tanimura, J
PLASMA SOURCES SCIENCE & TECHNOLOGY, 2003, 12 (04): : S72 - S79
[2] High-density plasma etching 0.35-μm polysilicon gates
Kraft, Robert
Prengle, Scott
Solid State Technology, 1995, 38 (08)
[3] Diagnostics and control of high-density etching plasmas
Sugai, H
Nakamura, K
Ahn, TH
Nakamura, M
DIAGNOSTIC TECHNIQUES FOR SEMICONDUCTOR MATERIALS PROCESSING II, 1996, 406 : 15 - 25
[4] Etching 0.35 mu m polysilicon gates on a high-density helicon etcher
Kraft, R
Boonstra, T
Prengle, S
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1996, 14 (01): : 543 - 546
[5] HIGH-DENSITY PLASMA-ETCHING 0.35-MU-M POLYSILICON GATES
KRAFT, R
PRENGLE, S
SOLID STATE TECHNOLOGY, 1995, 38 (08) : 57 - &
[6] Etching of xerogel in high-density fluorocarbon plasmas
Standaert, TEFM
Joseph, EA
Oehrlein, GS
Jain, A
Gill, WN
Wayner, PC
Plawsky, JL
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 2000, 18 (06): : 2742 - 2748
[7] Polysilicon gate etching in high-density plasmas: comparison between oxide hard mask and resist mask
France Telecom, Meylan, France
J Electrochem Soc, 5 (1854-1861):
[8] Polysilicon gate etching in high-density plasmas: Comparison between oxide hard mask and resist mask
Joubert, O
Bell, FH
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1997, 144 (05) : 1854 - 1861
[9] Role of etch products in polysilicon etching in a high-density chlorine discharge
Department of Chemical Engineering, University of California, Berkeley, CA 94720, United States
不详
Plasma Chem. Plasma Process., 1 (99-120):
[10] Role of etch products in polysilicon etching in a high-density chlorine discharge
Lee, C
Graves, DB
Lieberman, MA
PLASMA CHEMISTRY AND PLASMA PROCESSING, 1996, 16 (01) : 99 - 120

← 1 2 3 4 5 →