A 69mW 10b 80MS/s pipelined CMOS ADC

被引:0
|
作者
Min, BM [1 ]
Kim, P [1 ]
Boisvert, D [1 ]
Aude, A [1 ]
机构
[1] Natl Semicond Corp, Salem, NH 03079 USA
来源
2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS | 2003年 / 46卷
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:324 / 325
页数:2
相关论文
共 50 条
  • [41] A 1.5 mW 68 dB SNDR 80 Ms/s 2x Interleaved Pipelined SAR ADC in 28 nm CMOS
    van der Goes, Frank
    Ward, Christopher M.
    Astgimath, Santosh
    Yan, Han
    Riley, Jeff
    Zeng, Zeng
    Mulder, Jan
    Wang, Sijia
    Bult, Klaas
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (12) : 2835 - 2845
  • [42] A 1.8-V 22-mW 10-bit 30-MS/s subsampling pipelined CMOS ADC
    Li, Jian
    Zeng, Xiaoyang
    Xie, Lei
    Chen, Jun
    Zhang, Jianyun
    Guo, Yawei
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 513 - 516
  • [43] Opamp-sharing MDAC Design for Pipelined Successive-Stage of a 1.8V 80MS/s 14-bit Pipelined ADC
    Guan, Xian-Zhong
    Deng, Hong-hui
    Chang, Liang
    2012 INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2012,
  • [44] AN 85-MW, B-10, 40 M-SAMPLE/S CMOS PARALLEL-PIPELINED ADC
    NAKAMURA, K
    HOTTA, M
    CARLEY, LR
    ALLSTOT, DJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) : 173 - 183
  • [45] A subtraction-based adder amplifier for 10b 50MS/s low-power pipelined-ADC's
    Kim, GS
    Ki, HJ
    Kim, SW
    Yoo, JT
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 333 - 336
  • [46] A fully-differential zero-crossing-based 1.2V 10b 26MS/s pipelined ADC in 65nm CMOS
    Shin, Soon-Kyun
    You, Yong-Sang
    Lee, Seung-Hoon
    Moon, Kyoung-Ho
    Kim, Jae-Whui
    Brooks, Lane
    Lee, Hae-Seung
    2008 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2008, : 171 - +
  • [47] A 7b 400 MS/s pipelined SAR ADC in 65 nm CMOS
    Ding, Ruixue
    Dang, Li
    Lin, Hanchao
    Sun, Depeng
    Liu, Shubin
    Zhu, Zhangming
    MICROELECTRONICS JOURNAL, 2020, 95
  • [48] A 10 b 50 MS/s two-stage pipelined SAR ADC in 1 8 0 nm CMOS
    Shen Yi
    Liu Shubin
    Zhu Zhangming
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (06)
  • [49] A 10-bit 100MS/s pipelined ADC in 0.18μm CMOS technology
    Lee, Hwei-Yu
    Liu, Shen-Luan
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 3 - +
  • [50] A 1.2V 220MS/s 10b pipeline ADC implemented in 0.13μm digital CMOS
    Hernes, B
    Briskemyr, A
    Andersen, TN
    Telsto, F
    Bonnerud, TE
    Moldsvor, O
    2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 256 - 257