LPSAT: A unified approach to RTL satisfiability

被引:42
|
作者
Zeng, ZH [1 ]
Kalla, P [1 ]
Ciesielski, M [1 ]
机构
[1] Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA
关键词
D O I
10.1109/DATE.2001.915055
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
LPSAT is an LP-based comprehensive infrastructure designed to solve the satisfiability (SAT) problem for complex RTL designs containing both word-level arithmetic operators and bit-level Boolean logic. The presented technique uses a mixed integer linear program to model the constraints corresponding to both domains of the design. Our technique renders the constraint propagation between the two domains implicit to the MILP solver; thus enhancing the overall efficiency of the SAT framework. The experimental results are quite promising when compared with generic CNF-based and BDD-based SAT algorithms.
引用
收藏
页码:398 / 402
页数:5
相关论文
共 50 条
  • [1] Comparision Between LPSAT and SMT for RTL Verification
    Kunapareddy, Sarvani
    Turaga, Sriraj Dheeraj
    Sajjan, Solomon Surya Tej Mano
    2015 INTERNATIONAL CONFERENCED ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2015), 2015,
  • [2] RTL satisfiability solving using an ATPG based approach
    Chen, MC
    Wu, WM
    Bian, JN
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 910 - 913
  • [3] MULTICYCLES AND RTL LOGIC SATISFIABILITY
    MILLET, O
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 571 : 73 - 86
  • [4] Multiplexer model for RTL satisfiability using MILP
    Navarro, H
    Montiel-Nelson, JA
    Sosa, J
    García, JC
    Fay, DQM
    ELECTRONICS LETTERS, 2004, 40 (07) : 417 - 418
  • [5] RTSAT: A hybrid satisfiability solver for RTL circuits
    Deng, Shujun
    Wu, Weimin
    Bian, Jinian
    2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2429 - 2433
  • [6] Accelerated verification of RTL assertions based on satisfiability solvers
    Fraer, R
    Ikram, S
    Kamhi, G
    Leonard, T
    Mokkedem, A
    SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 107 - 110
  • [7] Test generation for non-separable RTL controller-datapath circuits using a satisfiability based approach
    Lingappan, L
    Ravi, S
    Jha, NK
    21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 187 - 193
  • [8] EHSAT: An efficient RTL satisfiability solver using an extended DPLL procedure
    Deng, Shujun
    Bian, Jinian
    Wu, Weimin
    Yang, Xiaoqing
    Zhao, Yanni
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 588 - +
  • [9] RTL Test Generation via Fault Insertion and Hybrid Satisfiability Solving
    Wu, Weimin
    PROCEEDINGS OF THE 11TH JOINT CONFERENCE ON INFORMATION SCIENCES, 2008,
  • [10] Analysis of SEU Propagation in Sequential Circuits at RTL Using Satisfiability Modulo Theories
    Kazma, Ghaith
    Hamad, Ghaith Bany
    Mohamed, Otmane Ait
    Savaria, Yvon
    2017 IEEE 15TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2017, : 237 - 240