Design of an MCM FFT processor

被引:0
|
作者
Rozier, RG
Kiamilev, FE
机构
关键词
D O I
10.1109/MCMC.1997.569349
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present the design of a parallel high-speed chipset for computing an 8,192-point (or less) 1-D complex fast Fourier transform (FFT). The chipset is composed of two chips -- an FFT processing engine (FFTP) with on-chip twiddle factor generation and a random-access data storage element (FFTRAM). This chipset can be efficiently connected on an MCM to form a high-performance FFT calculation system.
引用
收藏
页码:83 / 88
页数:6
相关论文
共 50 条
  • [41] Single channel pipelined variable-length FFT processor design
    Wang, Jiale
    Xie, Yizhuang
    Yang, Chen
    [J]. JOURNAL OF ENGINEERING-JOE, 2019, 2019 (21): : 7709 - 7712
  • [42] Design and Implementation Based the SOPC of the 2D-FFT Processor
    Chen, Cheng
    Huang, Qian
    Yu, Yanyan
    Li, Wenlong
    Yang, Jun
    [J]. APPLIED SCIENCE, MATERIALS SCIENCE AND INFORMATION TECHNOLOGIES IN INDUSTRY, 2014, 513-517 : 1030 - 1033
  • [43] The Design and Implementation of High Speed Hybrid Radices Reconfigurable FFT Processor
    Yuan, Qiao
    Zhang, Huajian
    Song, Yukun
    Li, Chongyang
    Liu, Xueyi
    Yan, Zheng
    [J]. 2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [44] Survey on Performance of FFT Processor
    Vamsikrishna, V.
    Babu, T. Surendra
    Mathan, N.
    [J]. RESEARCH JOURNAL OF PHARMACEUTICAL BIOLOGICAL AND CHEMICAL SCIENCES, 2016, 7 (04): : 85 - 90
  • [45] The Xilinx FPGA as an FFT processor
    Mintzer, L
    [J]. ELECTRONIC ENGINEERING, 1997, 69 (845): : 81 - &
  • [46] Implementation of an asynchronous FFT processor
    Seshasayanan, R
    Srivatsa, SK
    Sugavaneswaran, V
    [J]. INDICON 2005 Proceedings, 2005, : 327 - 331
  • [47] Design of High Hardware Efficiency Approximate Floating-Point FFT Processor
    Yan, Chenggang
    Zhao, Xuan
    Zhang, Tingting
    Ge, Jipeng
    Wang, Chenghua
    Liu, Weiqiang
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (11) : 4283 - 4294
  • [48] The Design of a Reconfigurable Continuous-Flow Mixed-Radix FFT Processor
    Jacobson, Anthony T.
    Truong, Dean N.
    Baas, Bevan M.
    [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1133 - 1136
  • [49] Design and Implementation of an SFQ-Based Single-Chip FFT Processor
    Ono, Tomohiro
    Suzuki, Hideo
    Yamanashi, Yuki
    Yoshikawa, Nobuyuki
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2017, 27 (04)
  • [50] Design and Optimization on Reconfigurable Butterfly Core for a Real-Time FFT Processor
    Liu, Zhizhe
    Zhong, Shunan
    Chen, Yueyang
    Chu, Weinan
    [J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 847 - 850