Design of On-Chip Bus Arbitration Algorithm Based on Game Theory

被引：2
|
作者：
Wu, Jingfei [1 ]
Jiang, Bo [1 ]
Xu, Hong [1 ]
机构：
[1] Elect Technol Grp Corp, Res Inst China 32, Shanghai, Peoples R China
来源：
2021 13TH INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN 2021) | 2021年
关键词：
bus architecture; game theory; multiprocessor system on chip; arbitration algorithm; nash equilibrium;
D O I：
10.1109/ICCSN52437.2021.9463653
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
In this paper, we propose a new bus arbitration algorithm based on game theory. Since the arbitration algorithm is essentially to deal with the conflict relationship between multiple processors, and game theory is also a professional theory of contradictions and conflicts, it is logic to take the game theory into the bus arbitration algorithm. Firstly, according to the system framework, the contention of multiple processors on the bus is abstracted into a multi-person non-cooperative game, and a game model is established accordingly. Secondly, according to this model, formulate the income function to find the equilibrium point of the game. Finally, through experiments for comparison and verification, the analysis shows that the performance of the game algorithm is better than the classic arbitration algorithm.
引用
收藏
页码：34 / 38
页数：5
相关论文
共 50 条
  • [1] The design of bus arbitration chip based on dynamic & static mixture algorithm
    Li, W
    Liu, C
    Gao, ML
    [J]. PROCEEDINGS OF THE 3RD WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-5, 2000, : 1463 - 1467
  • [2] Design of the On-chip Bus Based on Wishbone
    Dongye, Changlei
    [J]. 2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 3653 - 3656
  • [3] Various Arbitration Algorithm for On-Chip(AMBA) Shared Bus Multi-Processor SoC
    Shrivastava, Anurag
    Sharma, Sudhir Kumar
    [J]. 2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,
  • [4] Power evaluation of the arbitration policy for different on-chip bus based SoC platform
    Srinivasan, Prakash
    Ahmadinia, Ali
    Erdogan, Ahmet T.
    Arslan, Tughrul
    [J]. 20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 159 - 162
  • [5] Design and Performance analysis of efficient bus arbitration schemes for on-chip shared bus Multi-processor SoC
    Doifode, Neeta
    Padole, Dinesh
    Bajaj, P. R.
    [J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2008, 8 (09): : 250 - 255
  • [6] Token ring arbitration scheme for on-chip CDMA bus architectures
    Nikolic, Tatjana R.
    Djosic, Sandra M.
    Nikolic, Goran S.
    Djordjevic, Goran Lj
    [J]. MICROELECTRONICS JOURNAL, 2020, 106
  • [7] Design of On-Chip Bus with OCP Interface
    Chang, Chin-Yao
    Chang, Yi-Jiun
    Lee, Kuen-Jong
    Yeh, Jen-Chieh
    Lin, Shih-Yin
    Ma, Jui-Liang
    [J]. 2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 211 - 214
  • [8] Distributed arbitration scheme for on-chip CDMA bus with dynamic codeword assignment
    Nikolic, Tatjana R.
    Nikolic, Goran S.
    Djordjevic, Goran Lj.
    [J]. ETRI JOURNAL, 2021, 43 (03) : 471 - 482
  • [9] Transfer-time accurate prediction based arbitration algorithm for on-chip buses
    Meng, Haibo
    Zhang, Zhimin
    [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2008, 20 (07): : 830 - 837
  • [10] On-Chip Bus Design for HDTV SoC Decoder
    Yi Zhiqiang
    Li Yun
    [J]. 2010 6TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS NETWORKING AND MOBILE COMPUTING (WICOM), 2010,
12345