Design and Exploration of Routing Methods for NoC-based Multicore Systems

被引：0

作者：

Bahrebar, Poona ^{[1
]}

Stroobandt, Dirk ^{[1
]}

机构：

[1] Univ Ghent, Dept Elect & Informat Syst ELIS, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium

来源：

2015 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG) | 2015年

关键词：

2D/3D Network-on-Chip (NoC); deadlock; turn model; adaptive routing; partitioning; fault-tolerance;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Routing methods have a crucial role in taking advantage of the potential benefits offered by Networks-on-Chip (NoCs). In this work, we address the design of routing techniques for NoC-based multicore systems through the application of turn model. Our work introduces different minimal and adaptive routing strategies which do not rely on Virtual Channels (VCs) for deadlock-freedom. The experimental results support our claim that the proposed algorithms can be used for efficient unicast/multicast routing in NoCs.

引用

页数：4

共 50 条

[21] Adaptive Communication Mechanism for Accelerating MPI Functions in NoC-Based Multicore Processors
Huang, Libo
Wang, Zhiying
Xiao, Nong
Wang, Yongwen
Dou, Qiang
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2013, 10 (03)
[22] Lightweight and Trust-aware Routing in NoC-based SoCs
Charles, Subodha
Mishra, Prabhat
2020 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2020), 2020, : 160 - 167
[23] A NoC-Based High Performance Deadlock Avoidance Routing Algorithm
Song, Zhaohui
Ma, Guangsheng
Song, Dalei
2008 INTERNATIONAL MULTISYMPOSIUMS ON COMPUTER AND COMPUTATIONAL SCIENCES (IMSCCS), 2008, : 140 - +
[24] Exploration of distributed shared memory architectures for NoC-based multiprocessors
Monchiero, Matteo
Palermo, Gianluca
Silvano, Cristina
Villa, Oreste
2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 144 - +
[25] Exploration of distributed shared memory architectures for NoC-based multiprocessors
Monchiero, Matteo
Palermo, Gianluca
Silvano, Cristina
Villa, Oreste
JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (10) : 719 - 732
[26] Adaptive Task Allocation and Scheduling on NoC-based Multicore Platforms with Multitasking Processors
Paul, Suraj
Chatterjee, Navonil
Ghosal, Prasun
Diguet, Jean-Philippe
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2021, 20 (01)
[27] Test Pin Count Reduction for NoC-based Test Delivery in Multicore SOCs
Richter, Michael
Chakrabarty, Krishnendu
DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 787 - 792
[28] ntegrated Coherence Prediction: Towards Efficient Cache Coherence on NoC-Based Multicore Architectures
Huang, Libo
Wang, Zhiying
Xiao, Nong
Wang, Yongwen
Dou, Qiang
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2014, 19 (03)
[29] Qsys NOC-based MPSOC Design for LAMOST Spectrographs
Han, Zhongyi
Wang, Jianing
Zeng, Yizhong
SOFTWARE AND CYBERINFRASTRUCTURE FOR ASTRONOMY II, 2012, 8451
[30] Low power circuits for NoC-Based SoC Design
Song, Zhaohui
Ma, Guangsheng
Song, Dalei
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2172 - +

← 1 2 3 4 5 →