Design and Exploration of Routing Methods for NoC-based Multicore Systems

被引:0
|
作者
Bahrebar, Poona [1 ]
Stroobandt, Dirk [1 ]
机构
[1] Univ Ghent, Dept Elect & Informat Syst ELIS, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium
关键词
2D/3D Network-on-Chip (NoC); deadlock; turn model; adaptive routing; partitioning; fault-tolerance;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Routing methods have a crucial role in taking advantage of the potential benefits offered by Networks-on-Chip (NoCs). In this work, we address the design of routing techniques for NoC-based multicore systems through the application of turn model. Our work introduces different minimal and adaptive routing strategies which do not rely on Virtual Channels (VCs) for deadlock-freedom. The experimental results support our claim that the proposed algorithms can be used for efficient unicast/multicast routing in NoCs.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Performance Evaluation of NoC-Based Multicore Systems: From Traffic Analysis to NoC Latency Modeling
    Qian, Zhiliang
    Bogdan, Paul
    Tsui, Chi-Ying
    Marculescu, Radu
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2016, 21 (03)
  • [2] NoC-based FPGA: Architecture and routing
    Gindin, Roman
    Cidon, Israel
    Keidar, Idit
    NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 253 - +
  • [3] Combining mapping and partitioning exploration for NoC-based embedded systems
    Le Beux, Sebastien
    Bois, Guy
    Nicolescu, Gabriela
    Bouchebaba, Youcef
    Langevin, Michel
    Paulin, Pierre
    JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (07) : 223 - 232
  • [4] The design and implementation of a configurable MIMO detection system on the NOC-based multicore platform
    Hsu, Po-Jen
    Tseng, Yu-Hao
    Chen, Wei-Jhe
    Shen, Chung-An
    MICROELECTRONICS JOURNAL, 2016, 56 : 25 - 37
  • [5] A flexible modeling environment for a NoC-based multicore architecture
    Lemaire, Romain
    Thuries, Sebastien
    Heiztmann, Frederic
    Helmstetter, Claude
    Vivet, Pascal
    Clermidy, Fabien
    2012 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2012, : 140 - 147
  • [6] A Clustering-Based Scheme for Concurrent Trace in Debugging NoC-Based Multicore Systems
    Gao, Jianliang
    Wang, Jianxin
    Han, Yinhe
    Zhang, Lei
    Li, Xiaowei
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 27 - 32
  • [7] TPE: Trajectory Path Encoding for Anonymous Routing Algorithm in NoC-based Systems
    Chen, Kun-Chih
    Kao, Ting -En
    Ke, Li-Heng
    2024 IEEE THE 20TH ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS 2024, 2024, : 179 - 182
  • [8] Improving the yield of NoC-based systems through fault diagnosis and adaptive routing
    Concatto, Caroline
    Almeida, Joao
    Fachini, Guilherme
    Herve, Marcos
    Kastensmidt, Fernanda
    Cota, Erika
    Lubaszewski, Marcelo
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2011, 71 (05) : 664 - 674
  • [9] An Exploration of Page Replication for NoC-based On-chip Distributed Memory Systems
    Fu, Weiwei
    Yuan, Mingmin
    Chen, Tianzhou
    Liu, Li
    2014 22ND EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2014), 2014, : 410 - 417
  • [10] A Security Aware Routing Approach for NoC-based MPSoCs
    Fernandes, Ramon
    Marcon, Cesar
    Cataldo, Rodrigo
    Silveira, Jarbas
    Sigl, Georg
    Sepulveda, Johanna
    2016 29TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2016,