On the impact of structural circuit partitioning on SAT-based combinational circuit verification

被引：0
|
作者：
Herbstritt, M [1 ]
Kmieciak, T [1 ]
Becker, B [1 ]
机构：
[1] Univ Freiburg, Inst Comp Sci, D-79110 Freiburg, Germany
来源：
5TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION: COMMON CHALLENGES AND SOLUTIONS, PROCEEDINGS | 2005年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this work we present an approach for SAT-based combinational circuit verification using partitionings of the set of primary outputs. We formally analyze the applied partitioning heuristics for the first time and present a closed verification framework incorporating traditional techniques. We report on experiments using our partitioning-based verification procedure that result in speedups of 276% on the average compared to traditional techniques.
引用
收藏
页码：50 / 55
页数：6
相关论文
共 50 条
  • [1] Improving SAT-Based Combinational Equivalence Checking Through Circuit Preprocessing
    Andrade, Fabricio Vivas
    Silva, Leandro M.
    Fernandes, Antonio O.
    2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 40 - +
  • [2] Analysis of SET Reconvergence and Hardening in the Combinational Circuit Using a SAT-Based Method
    Liu, Chang
    Zhang, Long
    He, Xu
    Guo, Yang
    IEEE ACCESS, 2018, 6 : 48740 - 48746
  • [3] SAT-Based Methods for Circuit Synthesis
    Bloem, Roderick
    Egly, Uwe
    Klampfl, Patrick
    Koenighofer, Robert
    Lonsing, Florian
    2014 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), 2014, : 31 - 34
  • [4] SAT-Based Quantum Circuit Adaptation
    Brandhofer, Sebastian
    Kim, Jinwoong
    Niu, Siyuan
    Bronn, Nicholas T.
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [5] Parallelizing SAT-based de-camouflaging attacks by circuit partitioning and conflict avoiding
    Wang, Xueyan
    Zhou, Qiang
    Cai, Yici
    Qu, Gang
    INTEGRATION-THE VLSI JOURNAL, 2019, 67 : 108 - 120
  • [6] SAT-based equivalence checking based on circuit partitioning and special approaches for conflict clause reuse
    Andrade, Fabricio V.
    Oliveira, Marcia C. M.
    Fernandes, Antonio O.
    Coelho, Claudionor Jose N., Jr.
    PROCEEDINGS OF THE 2007 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2007, : 397 - +
  • [7] Efficient SAT-based Circuit Initialization for Larger Designs
    Sauer, Matthias
    Reimer, Sven
    Reddy, Sudhakar M.
    Becker, Bernd
    2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 62 - 67
  • [8] SAT-based {CNOT, T} Quantum Circuit Synthesis
    Meuli, Giulia
    Soeken, Mathias
    De Micheli, Giovanni
    REVERSIBLE COMPUTATION, RC 2018, 2018, 11106 : 175 - 188
  • [9] A SAT-Based arithmetic circuit bug-hunting method
    Chen, Yunji
    Huang, Zhuo
    TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 299 - +
  • [10] SAT-based arithmetic circuit bug-hunting method
    Chen, Yun-Ji
    Zhang, Jian
    Shen, Hai-Hua
    Hu, Wei-Wu
    Jisuanji Xuebao/Chinese Journal of Computers, 2007, 30 (12): : 2082 - 2089
12345