Design of Ultra Low Power Novel 3-Bit Flash ADC in 45nm CMOS Technology

被引:0
|
作者
Das, Moushumi [1 ]
Nath, Bipasha [1 ]
Sarkar, Durba [1 ]
Kar, Aditi [1 ]
Majumder, Alak [2 ]
机构
[1] Tripura Inst Technol, Dept ETCE, Agartala, India
[2] Natl Inst Technol Arunachal Pradesh, Dept ECE, Yupia, India
关键词
Flash Type ADC; TMCC; Encoder; Multiplexer;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Analog-to-Digital converters are useful components in signal processing and communication system. In digital signal processing low power and low voltage become a considerable component that are challenging for designing high speed devices and converters. The speed enhancement of serial links and the emerging communication technologies has inclined many researchers towards improvement of power and speed specifications. In this paper the implementation of a low power high speed 3-bit Flash Type ADC is being reported using 45 nm CMOS technology. The concept of Threshold Modified Comparator Circuit (TMCC) is introduced as a modification of the conventional comparator. While approaching for ADC we have designed a novel binary encoder and used it for low power design. The novel encoder based ADC consumes a very low power of 245nW.
引用
收藏
页码:239 / 244
页数:6
相关论文
共 50 条
  • [41] Design of Low Power 5-bit Hybrid Flash ADC
    Mayur., S. M.
    Siddharth, R. K.
    Kumar, Nithin Y. B.
    Vasantha, M. H.
    [J]. 2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 343 - 348
  • [42] A 45nm CMOS 0.35V-Optimized Standard Cell Library for Ultra-Low Power Applications
    Abouzeid, Fady
    Clerc, Sylvain
    Firmin, Fabian
    Renaudin, Marc
    Sicard, Gilles
    [J]. ISLPED 09, 2009, : 225 - 230
  • [43] Design of Low-power Arithmetic Logic Circuits for 45 nm CMOS Technology
    Lagostina, Lorenzo
    [J]. 2022 IEEE 21ST MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (IEEE MELECON 2022), 2022, : 7 - 12
  • [44] A Novel Low Leakage and High Density 5T CMOS SRAM Cell in 45nm Technology
    Gupta, Rohin
    Gill, Sandeep Singh
    Kaur, Navneet
    [J]. 2014 RECENT ADVANCES IN ENGINEERING AND COMPUTATIONAL SCIENCES (RAECS), 2014,
  • [45] Performance analysis of novel domino XNOR gate in sub 45nm CMOS technology
    [J]. 1600, World Scientific and Engineering Academy and Society, Ag. Ioannou Theologou 17-23, Zographou, Athens, 15773, Greece (12):
  • [46] A 4GHz-Bandwidth Op-Amp-Free Track-and-Hold and 6-bit Flash ADC in 45nm SOI CMOS
    Chen, M. W.
    Tian, D.
    Phatak, S.
    Carley, L. R.
    Ricketts, D. S.
    [J]. 2013 IEEE 13TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2013, : 126 - 128
  • [47] A 10 GS/s, 3-Bit ADC with Novel Decoder in SiGe BiCMOS Technology
    Shen, Yu
    Zhang, Yi
    Yang, Lei
    Yang, Yanhui
    Guo, Yufeng
    Li, Xiaopeng
    Zhang, Youtao
    [J]. 2018 3RD IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2018, : 196 - 200
  • [48] A 2.4 GHz CMOS Ultra Low Power Low Noise Amplifler Design with 65 nm CMOS Technology
    Koo, MinSuk
    Jung, Hakchul
    Song, Ickhyun
    Jhon, Hee-Sauk
    Shin, Hyungcheol
    [J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1480 - 1483
  • [49] A Novel Power Gating Technique for 3-Bit Flash Analog to Digital Converter
    Pathak, Anshul
    Akashe, Shyam
    [J]. 2ND INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN) 2015, 2015, : 897 - 901
  • [50] A 4 bit Low Power Process Tolerant Flash ADC in 0.18μm CMOS
    Malathi, D.
    Sanjay, R.
    Greeshma, R.
    Venkataramani, B.
    [J]. 2015 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATION AND NETWORKING (ICSCN), 2015,