High performance MPEG-2 software decoder on the Cell Broadband Engine

被引:0
|
作者
Bader, David A. [1 ]
Patel, Sulabh [2 ]
机构
[1] Georgia Inst Technol, Coll Comp, Atlanta, GA 30332 USA
[2] Elect Arts Inc, Hyderabad 500042, Andhra Pradesh, India
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The Sony-Toshiba-IBM Cell Broadband Engine is a heterogeneous multicore architecture that consists of a traditional microprocessor (PPE) with eight SIMD co-processing units (SPEs) integrated on-chip. While the Cell/B.E. processor is designed with multimedia applications in mind, there are currently no open-source, optimized implementations of such applications available. In this paper we present the design and implementation behind the creation of an optimized MPEG-2 software decoder for this unique parallel architecture, and demonstrate its performance through an experimental study. This is the first parallelization of an MPEG-2 decoder for a commodity heterogeneous multicore processor such as the IBM Cell/B.E. While Drake et al. have recently parallelized MPEG-2 using StreamIt for a streaming architecture, our algorithm is quite different and is the first to address the new challenges related to the optimization and tuning of a multicore algorithm with DMA transfers and local store memory. Our design and efficient implementation target the architectural features provided by the heterogeneous multicore processor We give an experimental study on Sony PlayStation 3 and IBM QS20 dual-Cell Blade platforms. For instance, using 16 SPEs on the IBM QS20, our decoder runs 3.088 times faster than a 3.2 GHz Intel Xeon and achieves a speedup of over 10.545 compared with a PPE-only implementation. Our source code is freely-available through SourceForge under the CellBuzz project.
引用
收藏
页码:986 / +
页数:2
相关论文
共 50 条
  • [1] Performance of desktop software MPEG-2 TS decoder
    Huttunen, A
    Defée, I
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4: IMAGE AND VIDEO PROCESSING, MULTIMEDIA, AND COMMUNICATIONS, 1999, : 352 - 355
  • [2] Clock synchronization in software MPEG-2 decoder
    Ramamoorthy, V
    [J]. MULTIMEDIA HARDWARE ARCHITECTURES 1997, 1997, 3021 : 194 - 210
  • [3] Optimizing the data cache performance of a software MPEG-2 video decoder
    Soderquist, P
    Leeser, M
    [J]. ACM MULTIMEDIA 97, PROCEEDINGS, 1997, : 291 - 301
  • [4] Software implementation of MPEG-2 decoder on VLIW mediaprocessors
    Mizosoe, H
    Jung, YC
    Kim, D
    Lee, W
    Kim, Y
    [J]. MEDIA PROCESSORS 2000, 2000, 3970 : 16 - 26
  • [5] A real-time software MPEG-2 decoder for multimedia PCs
    Ikekawa, M
    Ishii, D
    Murata, E
    Numata, K
    Takamizawa, Y
    Tanaka, M
    [J]. INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1997 DIGEST OF TECHNICAL PAPERS, 1997, : 2 - 3
  • [6] Memory traffic and data cache behavior of an MPEG-2 software decoder
    Soderquist, P
    Leeser, M
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 417 - 422
  • [7] Decoder LSI for MPEG-2 World
    [J]. Denshi Joho Tsushin Gakkai Shi, 11 (1082):
  • [8] MPEG-2 video decoder for DVD
    Wang, NT
    Shih, CW
    Wong-Ho, DJ
    Ling, N
    [J]. PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 157 - 160
  • [9] Parallel implementation of MPEG-2 Video decoder
    Sarkar, A
    Saha, K
    Maiti, S
    [J]. MULTIMEDIA ON MOBILE DEVICES II, 2006, 6074
  • [10] Design optimization of MPEG-2 AAC decoder
    Bang, KH
    Kim, JS
    Jeong, NH
    Park, YC
    Youn, DH
    [J]. ICCE: 2001 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2001, : 318 - 319