共 50 条
- [1] An Energy-Efficient Convolutional Neural Network Processor Architecture Based on a Systolic Array [J]. APPLIED SCIENCES-BASEL, 2022, 12 (24):
- [3] COSY: An Energy-Efficient Hardware Architecture for Deep Convolutional Neural Networks based on Systolic Array [J]. 2017 IEEE 23RD INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS), 2017, : 180 - 189
- [5] Energy-Efficient Architecture for FPGA-based Deep Convolutional Neural Networks with Binary Weights [J]. 2018 IEEE 23RD INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2018,
- [7] Design framework for an energy-efficient binary convolutional neural network accelerator based on nonvolatile logic [J]. IEICE NONLINEAR THEORY AND ITS APPLICATIONS, 2021, 12 (04): : 695 - 710
- [9] An Energy-Efficient Time Domain Based Compute In-Memory Architecture for Binary Neural Network [J]. 2024 25TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED 2024, 2024,
- [10] Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks [J]. 2016 ACM/IEEE 43RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2016, : 367 - 379