Artificial neural network optimization for FPGA

被引:0
|
作者
Bonnici, Mark [1 ]
Gaff, Edward J. [1 ]
Micallef, Joseph [1 ]
Grech, Ivan [1 ]
机构
[1] Univ Malta, Fac Engn, Dept Elect Syst Engn, Msida, Malta
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a cost effective artificial neural network implementation on an FPGA in three easy steps. Furthermore, it proposes the manner in which network layers are mapped into a particular hardware structure such that the performance and efficiency, with which the hardware resources are used, are greatly improved. A reconfigurable, parameterised neural node is presented as the basic building block for neural implementations, and is modelled in Verilog (HDL). The results show a high degree of parallelism, fast performance and most important low area resources.
引用
收藏
页码:1340 / 1343
页数:4
相关论文
共 50 条
  • [1] Design Artificial Neural Network Using FPGA
    Ali, Haitham Kareem
    Mohammed, Esraa Zeki
    [J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2010, 10 (08): : 88 - 92
  • [2] Artificial Neural Network in FPGA for Temperature Prediction
    Perez, Santiago T.
    Vasquez, Jose L.
    Travieso, Carlos M.
    Alonso, Jesus B.
    [J]. ADVANCES IN NONLINEAR SPEECH PROCESSING, 2011, 7015 : 104 - +
  • [3] Hardware Implementation of Artificial Neural Network Training Using Particle Swarm Optimization on FPGA
    Cavuslu, Mehmet Ali
    Karakuzu, Cihan
    Sahin, Suhap
    [J]. JOURNAL OF POLYTECHNIC-POLITEKNIK DERGISI, 2010, 13 (02): : 83 - 92
  • [4] A neural network accelerated optimization method for FPGA
    Hu, Zhengwei
    Zhu, Sijie
    Wang, Leilei
    Cao, Wangbin
    Xie, Zhiyuan
    [J]. JOURNAL OF COMBINATORIAL OPTIMIZATION, 2024, 47 (05)
  • [5] FPGA Implementation of Neuron Block for Artificial Neural Network
    Li, ZhaoFang
    Huang, Yu-Jung
    Lin, Wei-Cheng
    [J]. 2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [6] Artificial Neural Network Implementation in FPGA: A Case Study
    Li, Shuai
    Choi, Ken
    Lee, Yunsik
    [J]. 2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 297 - 298
  • [7] Flexible Modularized Artificial Neural Network Implementation on FPGA
    Cosmas, Kiruki
    Asami, Kenichi
    [J]. 2018 5TH INTERNATIONAL CONFERENCE ON SOFT COMPUTING & MACHINE INTELLIGENCE (ISCMI), 2018, : 1 - 5
  • [8] An adjustable size FPGA implementation for an artificial neural network
    Wolf, DF
    Romero, RF
    Marques, E
    [J]. IC-AI'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOLS I-III, 2001, : 416 - 421
  • [9] The application of artificial neural network in the optimization of metabolic network
    Shi Nan
    Suo Xuesong
    [J]. PROCEEDINGS OF THE 2007 INTERNATIONAL CONFERENCE ON AGRICULTURE ENGINEERING, 2007, : 657 - 660
  • [10] Optimization of Convolution Neural Network Algorithm Based on FPGA
    Tang, Feixue
    Zhang, Weichao
    Tian, Xiaogang
    Fan, Xiaoye
    Cao, Xixin
    [J]. EMBEDDED SYSTEMS TECHNOLOGY, ESTC 2017, 2018, 857 : 131 - 140