Spiking Neuron Implementation Using a Novel Floating Memcapacitor Emulator

被引:3
|
作者
Zheng, Ciyan [1 ]
Peng, Long [1 ]
Eshraghian, Jason K. K. [2 ]
Wang, Xiaoli [3 ]
Cen, Jian [4 ]
Iu, Herbert Ho-Ching [5 ]
机构
[1] Guangdong Polytech Normal Univ, Sch Automat, Guangzhou 510450, Peoples R China
[2] Univ Calif Santa Cruz, Dept Elect & Comp Engn, Santa Cruz, CA 95064 USA
[3] Guangdong Polytech Normal Univ, Sch Elect & Informat, Guangzhou 510660, Peoples R China
[4] Guangdong Polytech Normal Univ, Sch Automat, Guangzhou Key Lab Intelligent Bldg Equipment Infor, Guangzhou 510660, Peoples R China
[5] Univ Western Australia, Sch Engn Elect Elect & Comp Engn, Perth 6009, Australia
来源
基金
中国国家自然科学基金;
关键词
Memcapacitor; emulator; leaky integrate-and-fire neuron; spiking neural network; neuromorphic computing; MULTIPLE TIME SCALES; MEMRISTOR; MODEL; INTEGRATE; NETWORKS; SIGNAL;
D O I
10.1142/S0218127422502248
中图分类号
O1 [数学];
学科分类号
0701 ; 070101 ;
摘要
Memcapacitors (MCs) are promising candidates for the future design of low-power integrated neuromorphic computing systems, with particular emphasis on dynamical spiking neuron models that exhibit rich temporal behaviors. We present a novel floating flux-controlled MC that is designed using only three current feedback amplifiers, one analog multiplier, one capacitor and one resistor. Compared with existing floating MC emulators, our proposed design has a simpler structure without the need for DC biasing voltage sources, and can operate at higher working frequencies, and therefore enabling rapid prototyping of applied MC circuits for experimental verification of large-scale MC arrays. The consistency of the theoretical analysis, simulation and experimental results confirms the correctness and practicability of this new memcapacitor emulator. To further demonstrate a potential use of our MC, in this work, we apply the MC as the first parameterizable leaky integrator for spiking neuron through simulation and experiments. The intrinsic tunable capacitance of the MC can bring about novel short-term memory dynamics to neuronal circuits by dynamically modifying the membrane time constant on-the-fly, which ultimately resembles long-term potentiation, and can thus offer longer term memory.Our results highlight the potential for integrating heterogeneous spiking neural networks with richer temporal dynamics that rely on MC-based circuits to further the capability of neuromorphic computing.
引用
收藏
页数:17
相关论文
共 50 条
  • [21] Implementation of an artificial spiking neuron with photoreceptor functionality using gas discharge tubes
    Trunov, Kirill
    Kraiushkin, Viktor
    Zenkevich, Andrei
    Khanas, Anton
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2025, 43 (03):
  • [22] Design and implementation of a floating meminductor emulator upon Riordan gyrator
    Romero, Francisco J.
    Medina-Garcia, Alfredo
    Escudero, Manuel
    Morales, Diego P.
    Rodriguez, Noel
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2021, 133
  • [23] A novel neural networks with memristor coupled memcapacitor-synapse neuron
    Shi, Fan
    Cao, Yinghong
    Banerjee, Santo
    Ahmad, Adil M.
    Mou, Jun
    CHAOS SOLITONS & FRACTALS, 2024, 189
  • [24] A Practical Implementation of a Floating Memristor-Less Meminductor Emulator
    Liang, Y.
    Chen, H.
    Yu, D. S.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (05) : 299 - 303
  • [25] Evaluating feedforward spiking neuron networks using a novel decoding strategy
    Nathan D VanderKraats
    Arunava Banerjee
    BMC Neuroscience, 9 (Suppl 1)
  • [26] Design and Implementation of Izhikevich Spiking Neuron Model on FPGA
    Murali, Shanmukha
    Kumar, Juneeth
    Kumar, Jayanth
    Bhakthavatchalu, Ramesh
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 946 - 951
  • [27] A Neuron Model for FPGA Spiking Neuronal Network Implementation
    Tigaeru, Liviu
    Bonteanu, Gabriel
    ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2011, 11 (04) : 29 - 36
  • [28] AN EFFICIENT IMPLEMENTATION OF A REALISTIC SPIKING NEURON MODEL ON AN FPGA
    Just, Dominic
    Chaves, Jeferson F.
    Gomes, Rogerio M.
    Borges, Henrique E.
    ICFC 2010/ ICNC 2010: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON FUZZY COMPUTATION AND INTERNATIONAL CONFERENCE ON NEURAL COMPUTATION, 2010, : 344 - 349
  • [29] A multinanodot floating-gate MOSFET circuit for spiking neuron models
    Morie, T
    Matsuura, T
    Nagata, M
    Iwata, A
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2003, 2 (03) : 158 - 164
  • [30] A novel classification technique using a biologically plausible spiking neuron and noisy synapses
    Hussain, Irshed
    Thounaojam, Dalton Meitei
    EVOLUTIONARY INTELLIGENCE, 2024, 17 (5-6) : 4279 - 4293