Partial-Order Reduction for Supervisory Controller Synthesis

被引:4
|
作者
van der Sanden, Bram [1 ,2 ]
Geilen, Marc [1 ]
Reniers, Michel [1 ]
Basten, Twan [1 ,2 ]
机构
[1] Eindhoven Univ Technol, NL-5600 MB Eindhoven, Netherlands
[2] ESI TNO, HTC25, NL-5656 AE Eindhoven, Netherlands
关键词
Automata; Timing; Performance analysis; Scalability; Aerospace electronics; Throughput; Redundancy; Control system analysis; control systems; system analysis and design; systems engineering and theory; supervisory control; system performance; DISCRETE-EVENT SYSTEMS; HEAPS;
D O I
10.1109/TAC.2021.3129161
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A key challenge in the synthesis and subsequent analysis of supervisory controllers is the impact of state-space explosion caused by concurrency. The main bottleneck is often the memory needed to store the composition of plant and requirement automata and the resulting supervisor. Partial-order reduction (POR) is a well-established technique that alleviates this issue in the field of model checking. It does so by exploiting redundancy in the model with respect to the properties of interest. For controller synthesis, the functional properties of interest are nonblockingness, controllability, and least-restrictiveness, but also performance properties, such as throughput and latency are of interest. We propose an on-the-fly POR on the input model that preserves both functional and performance properties in the synthesized supervisory controller. This improves the scalability of the synthesis (and any subsequent performance analysis). Synthesis experiments show the effectiveness of the POR on a set of realistic manufacturing system models.
引用
收藏
页码:870 / 885
页数:16
相关论文
共 50 条
  • [1] Bounded Partial-Order Reduction
    Coons, Katherine E.
    Musuvathi, Madanlal
    McKinley, Kathryn S.
    [J]. ACM SIGPLAN NOTICES, 2013, 48 (10) : 833 - 848
  • [2] Cartesian partial-order reduction
    Gueta, Guy
    Flanagan, Cormac
    Yahav, Eran
    Sagiv, Mooly
    [J]. MODEL CHECKING SOFTWARE, PROCEEDINGS, 2007, 4595 : 95 - +
  • [3] Stateful dynamic partial-order reduction
    Yi, Xiaodong
    Wang, Ji
    Yang, Xuejun
    [J]. FORMAL METHODS AND SOFTWARE ENGINEERING, PROCEEDINGS, 2006, 4260 : 149 - +
  • [4] Stateful dynamic partial-order reduction
    National Laboratory for Parallel and Distributed Processing, Changsha, China
    [J]. Lect. Notes Comput. Sci., 2006, (149-167):
  • [5] Guard-based partial-order reduction
    Alfons Laarman
    Elwin Pater
    Jaco van de Pol
    Henri Hansen
    [J]. International Journal on Software Tools for Technology Transfer, 2016, 18 : 427 - 448
  • [6] Guard-based partial-order reduction
    Laarman, Alfons
    Pater, Elwin
    van de Pol, Jaco
    Hansen, Henri
    [J]. INTERNATIONAL JOURNAL ON SOFTWARE TOOLS FOR TECHNOLOGY TRANSFER, 2016, 18 (04) : 427 - 448
  • [7] Partial-Order Reduction for GPU Model Checking
    Neele, Thomas
    Wijs, Anton
    Bosnacki, Dragan
    van de Pol, Jaco
    [J]. AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, ATVA 2016, 2016, 9938 : 357 - 374
  • [8] Cluster-Based Partial-Order Reduction
    Twan Basten
    Dragan Bošnački
    Marc Geilen
    [J]. Automated Software Engineering, 2004, 11 (4) : 365 - 402
  • [9] Partial-order reduction for general state exploring algorithms
    Bošnackǐki D.
    Leue S.
    Lluch Lafuente A.
    [J]. International Journal on Software Tools for Technology Transfer, 2009, 11 (01) : 39 - 51
  • [10] Dynamic partial-order reduction for model checking software
    Flanagan, C
    Godefroid, P
    [J]. ACM SIGPLAN NOTICES, 2005, 40 (01) : 110 - 121