Self-Cascode Active Inductor in 65nm Bulk CMOS For Low Power RF Oscillator

被引:0
|
作者
Meharde, Priya [1 ]
Niranjan, Vandana [1 ]
Kumar, Ashwni [1 ]
机构
[1] Indira Gandhi Delhi Tech Univ Women, Dept Elect & Commun, New Delhi, India
关键词
active inductor; 65nm; self-cascode; LC oscillator; RF;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper shows an effective and novel implementation of the self-cascode technique in the design of a CMOS active inductor in 65nm CMOS bulk technology with a triple-well process. The current operated active inductor operates at a self-resonant frequency of 0.447 GHz at a relatively low bias current (less than 150 uA) drawn from a 1.2 V voltage supply. The design methodology of the self-cascode CMOS active inductor is investigated and discussed. A low voltage, differential output LC oscillator is designed using the proposed self-cascode active inductor to assess the feasibility of the latter in RF and microwave circuits. The operation of the circuits proposed in this paper is verified using Cadence simulation tools.
引用
收藏
页数:5
相关论文
共 50 条
  • [21] A SEE Insensitive CML Voltage Controlled Oscillator in 65nm CMOS
    Zhang, Zhichao
    Chen, Li
    Djahanshahi, Hormoz
    2018 IEEE CANADIAN CONFERENCE ON ELECTRICAL & COMPUTER ENGINEERING (CCECE), 2018,
  • [22] A Distributed Voltage Controlled Oscillator in a standard 65nm CMOS Process
    Seller, Nicolas
    Chataigner, Emmanuel
    Lapuyade, Herve
    Beguertet, J. -B.
    PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 93 - +
  • [23] Characterization and modeling of asymmetric LDD MOSFET for 65nm CMOS RF power amplifier design
    Huang, Kai-Ye
    Wang, Po-Chih
    Hung, Meng-Chi
    Jean, Yuh-Sheng
    Yeh, Ta-Hsun
    Lin, Ying-Hsi
    2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 235 - 238
  • [24] RF Passive Device Modeling and Characterization in 65nm CMOS Technology
    Lourandakis, Errikos
    Stefanou, Stefanos
    Nikellis, Konstantinos
    Bantas, Sotiris
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 658 - 664
  • [25] A 2.4GHz ISM Band Application Low Noise Amplifier with Active Inductor Load Implemented on 65nm CMOS Process
    Lowaton, Allenn C.
    Tabacon, Elaine Grace O.
    ISCIT 2019: PROCEEDINGS OF 2019 19TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2019, : 590 - 594
  • [26] A 94GHz SPST Switch in 65nm Bulk CMOS
    Tomkins, Alexander
    Garcia, Patrice
    Voinigescu, Sorin P.
    2008 IEEE CSIC SYMPOSIUM, 2008, : 116 - +
  • [27] A Passive W-Band Imager in 65nm Bulk CMOS
    Tomkins, A.
    Garcia, P.
    Voinigescu, S. P.
    2009 ANNUAL IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM - 2009 IEEE CSIC SYMPOSIUM, TECHNICAL DIGEST 2009, 2009, : 91 - +
  • [28] A Fully differential D-band CMOS Amplifier in 65nm bulk CMOS
    Jiang, Minyun
    Wen, Jincai
    Liu, Yuqing
    Wu, Wentao
    Yang, Dandan
    Sun, Lingling
    2018 11TH UK-EUROPE-CHINA WORKSHOP ON MILLIMETER WAVES AND TERAHERTZ TECHNOLOGIES (UCMMT2018), VOL 1, 2018,
  • [29] A Low Power High Performance PLL with Temperature Compensated VCO in 65nm CMOS
    Ravinuthula, V.
    Finocchiaro, S.
    2016 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2016, : 31 - 34
  • [30] A Study of Inverse Narrow Width Effect of 65nm Low Power CMOS Technology
    Liu Xinfu
    Lim Kheeyong
    Wu Zhihua
    Xiong Zhibin
    Ding Yongping
    Hao, Nong
    Wu Yanping
    Shen Yanping
    Bin, Tang
    Louis, Lim
    Sally, Chwa
    Xing, Yu
    Feng, Hong
    Yang, Simon
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1130 - 1133