A 5GS/s 150mW 10b SHA-Less Pipelined/SAR Hybrid ADC in 28nm CMOS

被引:0
|
作者
Brandolini, Massimo [1 ]
Shin, Young [1 ]
Raviprakash, Karthik [1 ]
Wang, Tao [1 ]
Wu, Rong [1 ]
Geddada, Hemasundar M. [1 ]
Ko, Yen-Jen [2 ]
Ding, Yen [2 ]
Huang, Chun-Sheng [2 ]
Shih, Wei-Ta [2 ]
Hsieh, Ming-Hung [2 ]
Chou, Wei-Te [1 ]
Li, Tianwei [1 ]
Shrivastava, Ayaskant [1 ]
Chen, Yi-Chun [1 ]
Hung, Juo-Jung [1 ]
Cusmai, Giuseppe [1 ]
Wu, Jiangfeng [1 ]
Zhang, Mo M. [1 ]
Unruh, Greg [1 ]
Venes, Ardie [1 ]
Sen Huang, Hung [2 ]
Chen, Chun-Ying [1 ]
机构
[1] Broadcom, Irvine, CA 92619 USA
[2] Broadcom, Hsinchu, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:468 / +
页数:3
相关论文
共 50 条
  • [21] A 23mW 24GS/s 6b Time-Interleaved Hybrid Two-Step ADC in 28nm CMOS
    Xu, Benwei
    Zhou, Yuan
    Chiu, Yun
    2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016,
  • [22] A Low-Power 12-bit 2GS/s Time-Interleaved Pipelined-SAR ADC in 28nm CMOS Process
    Wang, Xiao
    Wang, Chengwei
    Li, Fule
    Wang, Zhihua
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [23] A 10b 20-Msample/s 28mW CMOS ADC in ASIC process
    Wada, A
    Tani, K
    Matsushita, Y
    Harada, Y
    ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 57 - 61
  • [24] A 36.4dB SNDR @ 5GHz 1.25GS/s 7b 3.56mW Single-Channel SAR ADC in 28nm Bulk CMOS
    Ramkaj, Athanasios
    Strackx, Maarten
    Steyaert, Michiel
    Tavernier, Filip
    ESSCIRC 2017 - 43RD IEEE EUROPEAN SOLID STATE CIRCUITS CONFERENCE, 2017, : 167 - 170
  • [25] A 10 b 50 MS/s two-stage pipelined SAR ADC in 180 nm CMOS
    沈易
    刘术彬
    朱樟明
    Journal of Semiconductors, 2016, (06) : 140 - 144
  • [26] A 10 b 50 MS/s two-stage pipelined SAR ADC in 180 nm CMOS
    沈易
    刘术彬
    朱樟明
    Journal of Semiconductors, 2016, 37 (06) : 140 - 144
  • [27] A 12-bit 60-MS/s 36-mW SHA-less opamp-sharing pipeline ADC in 130 nm CMOS
    Wen, X.
    Chen, J.
    You, Y.
    Feng, Y.
    Tang, Y.
    Zuo, Z.
    Vosooghi, B.
    Fan, Q.
    Xiao, L.
    Gong, D.
    Liu, T.
    Ye, J.
    JOURNAL OF INSTRUMENTATION, 2016, 11
  • [28] A 0.35mW 12b 100MS/s SAR-Assisted Digital Slope ADC in 28nm CMOS
    Liu, Chun-Cheng
    2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2016, 59 : 462 - U650
  • [29] A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS
    Doris, Kostas
    Janssen, Erwin
    Nani, Claudio
    Zanikopoulos, Athon
    van der Weide, Gerard
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (12) : 2821 - 2833
  • [30] A 10b 160-MS/s Domino-SAR ADC in 90nm CMOS
    Chung, Yung-Hui
    Yeh, Hsuan-Chih
    Chang, Che-Wei
    2018 7TH IEEE INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2018, : 76 - 77