System level simulation of autonomic SoCs with TAPES

被引：0

作者：

Lankes, Andreas ^{[1
]}

Wild, Thomas ^{[1
]}

Zeppenfeld, Johannes ^{[1
]}

机构：

[1] Tech Univ Munich, Inst Integrated Syst, D-8000 Munich, Germany

来源：

ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2008, PROCEEDINGS | 2008年 / 4934卷

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

During the design process of modern SoCs (systems on chip), system architects require the support of design tools and methods that allow for a precise exploration of promising solutions. A trend towards autonomic SoCs is being proposed, in which a system's behavior is adapted at run time to improve reliability or power consumption. However, this opens ever more degrees of freedom in the definition of suitable architectures. Not only must the allocation and binding of resources and tasks be determined, but also the strategies by which an autonomic system adapts to changing working conditions. This paper presents an extension to the TAPES system simulator in order to support the evaluation of autonomic SoCs.

引用

页码：9 / 22

页数：14

共 50 条

[21] From MEMS to the global simulation of SoCs
Rencz, M
Székely, V
Poppe, A
Courtois, B
DESIGN, MODELING AND SIMULATION IN MICROELECTRONICS, 2000, 4228 : 9 - 20
[22] SOCS: Surgical On-Call Simulation
Castelhano, R.
Gurung, P.
Waters, C.
Win, K.
Coleman, N.
Schneiders, H.
BRITISH JOURNAL OF SURGERY, 2021, 108
[23] Agent-based modeling and simulation of an autonomic manufacturing execution system
Rolon, Milagros
Martinez, Ernesto
COMPUTERS IN INDUSTRY, 2012, 63 (01) : 53 - 78
[24] A System-Level Platform for Dependability Enhancement and its Analysis for Mixed-Signal SoCs
Khan, Muhammad A.
Kerkhoff, Hans G.
2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 17 - 22
[25] STEFAL: A system level temperature- and floorplan-aware leakage power estimator for SoCs
Gupta, Aseem
Dutt, Nikil D.
Kurdahi, Fadi J.
Khouri, Kamal S.
Abadir, Magdy S.
20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 559 - +
[26] System level simulation platform for Cognitive LTE
Zhang, Yong
Fang, Yiming
Song, Mei
Hu, Wei
JOURNAL OF SUPERCOMPUTING, 2016, 72 (07): : 2623 - 2634
[27] System level simulation of an electrostatically levitated disk
Kraft, M
Evans, A
2000 INTERNATIONAL CONFERENCE ON MODELING AND SIMULATION OF MICROSYSTEMS, TECHNICAL PROCEEDINGS, 2000, : 130 - 133
[28] Dedicated system-level simulation of ΔΣ modulators
Francken, K
Vogels, M
Gielen, G
PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 349 - 352
[29] Modeling of BAW filters for system level simulation
Karolewski, D.
Schaeffel, C.
Tag, A.
Cortes, V. Silva
Hagelauer, A.
Fischer, G.
2015 GERMAN MICROWAVE CONFERENCE, 2015, : 410 - 413
[30] Design and Implementation of FBMC System Level Simulation
Peng, Yanrong
Liu, Haizhen
Liu, Wenxu
Wang, Jun
Wang, Desheng
2016 19TH INTERNATIONAL SYMPOSIUM ON WIRELESS PERSONAL MULTIMEDIA COMMUNICATIONS (WPMC), 2016,

← 1 2 3 4 5 →