Spatial Locality-Aware Cache Partitioning for Effective Cache Sharing

被引:13
|
作者
Gupta, Saurabh [1 ]
Zhou, Huiyang [2 ]
机构
[1] Oak Ridge Natl Lab, Oak Ridge, TN USA
[2] North Carolina State Univ, Raleigh, NC USA
关键词
shared last level cache; cache partitioning; spatial locality; cache management; high bandwidth memory;
D O I
10.1109/ICPP.2015.24
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In modern multi-core processors, last-level caches (LLCs) are typically shared among multiple cores. Previous works have shown that such sharing is beneficial as different workloads have different needs for cache capacity, and logical partitioning of capacity can improve system performance. However, what is missing in previous works on partitioning shared LLCs is that the heterogeneity in spatial locality among workloads has not been explored. In other words, all the cores use the same block/line size in shared LLCs. In this work, we highlight that exploiting spatial locality enables much more effective cache sharing. The fundamental reason is that for many memory intensive workloads, their cache capacity requirements can be drastically reduced when a large block size is employed, therefore they can effectively donate more capacity to other workloads. To leverage spatial locality for cache partitioning effectively, we first propose a simple yet effective mechanism to measure both spatial and temporal locality at run-time. The locality information is then used to determine both the proper block size and the capacity assigned to each workload. Our experiments show that our Spatial Locality-aware Cache Partitioning (SLCP) significantly outperforms the previous works. We also present several case studies that dissect the effectiveness of SLCP compared to the existing approaches.
引用
收藏
页码:150 / 159
页数:10
相关论文
共 50 条
  • [41] A Phase Behavior Aware Dynamic Cache Partitioning Scheme for CMPs
    Liao, Xiaofei
    Guo, Rentong
    Yu, Danping
    Jin, Hai
    Lin, Li
    [J]. INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2016, 44 (01) : 68 - 86
  • [42] A cache-partitioning aware replacement policy for chip multiprocessors
    Dybdahl, Haakon
    Stenstrom, Per
    Natvig, Lasse
    [J]. HIGH PERFORMANCE COMPUTING - HIPC 2006, PROCEEDINGS, 2006, 4297 : 22 - +
  • [43] Exploration of the spatial locality on emerging applications and the consequences for cache performance
    Kampe, Martin
    Dahlgren, Fredrik
    [J]. Proceedings of the International Parallel Processing Symposium, IPPS, 2000, : 163 - 170
  • [44] Locality-Aware Crowd Counting
    Zhou, Joey Tianyi
    Le Zhang
    Du Jiawei
    Xi Peng
    Fang, Zhiwen
    Zhe Xiao
    Zhu, Hongyuan
    [J]. IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 2022, 44 (07) : 3602 - 3613
  • [45] Unifying Temporal and Spatial Locality for Cache Management inside SSDs
    Sha, Zhibing
    Cai, Zhigang
    Trahay, Francois
    Liao, Jianwei
    Yin, Dong
    [J]. PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 891 - 896
  • [46] DECOUPLED COMPRESSED CACHE: EXPLOITING SPATIAL LOCALITY FOR ENERGY OPTIMIZATION
    Sardashti, Somayeh
    Wood, David A.
    [J]. IEEE MICRO, 2014, 34 (03) : 91 - 99
  • [47] Dynamic cache partitioning based on the MLP of cache misses
    Moreto, Miquel
    Cazorla, Francisco J.
    Ramirez, Alex
    Valero, Mateo
    [J]. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2011, 6590 : 3 - 23
  • [48] Thread scheduling for cache locality
    Philbin, J.
    Edler, J.
    Anshus, O.J.
    Douglas, C.C.
    Li, K.
    [J]. Computer architecture news, 1996, 24 (Special Issu) : 60 - 71
  • [49] Thread scheduling for cache locality
    Philbin, J
    Edler, J
    Anshus, OJ
    Douglas, CC
    Li, K
    [J]. ACM SIGPLAN NOTICES, 1996, 31 (09) : 60 - 71
  • [50] High-Endurance Hybrid Cache Design in CMP Architecture With Cache Partitioning and Access-Aware Policies
    Lin, Ing-Chao
    Chiou, Jeng-Nian
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (10) : 2149 - 2161