Hot carrier reliability for 0.13μm CMOS technology with dual gate oxide thickness

被引：17

作者：

Lin, C ^{[1
]}

Biesemans, S ^{[1
]}

Han, LK ^{[1
]}

Houlihan, K ^{[1
]}

Schiml, T ^{[1
]}

Schruefer, K ^{[1
]}

Wann, C ^{[1
]}

Chen, J ^{[1
]}

Mahnkopf, R ^{[1
]}

机构：

[1] Infineon Technol, Hopewell Jct, NY 12533 USA

来源：

INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST | 2000年

关键词：

D O I：

10.1109/IEDM.2000.904276

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Different PMOS hot carrier degradation mechanisms are observed in a 0.13 mum CMOS technology with ultra-thin gate oxide. Surprisingly, the gate voltage plays a significant role in total Idsat degradation, even at low temperature (40 degreesC). Hole trapping instead of electron trapping is observed under max Idsat degradation condition for PMOS. It is also shown that nitrogen affects NMOS and PMOS hot carrier degradation differently.

引用

页码：135 / 138

页数：4

共 50 条

[1] Hot carrier degradation in the integration of Dual Gate Oxide transistor in sub-0.13um CMOS technology
Jie, XR
Zhang, FB
Wu, YJ
Moosa, M
Song, SC
SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 986 - 989
[2] Gate oxide breakdown characterization on 0.13μm CMOS technology
Faure, D
Bru, D
Ali, C
Giret, C
Christensen, K
MICROELECTRONICS RELIABILITY, 2003, 43 (9-11) : 1519 - 1523
[3] NITRIDED GATE-OXIDE CMOS TECHNOLOGY FOR IMPROVED HOT-CARRIER RELIABILITY
HORI, T
MICROELECTRONIC ENGINEERING, 1993, 22 (1-4) : 245 - 252
[4] Hot carrier reliability considerations in the integration of dual gate oxide transistor process on a sub-0.25μm CMOS technology for embedded applications
Bhat, N
Chen, P
Tsui, P
Das, A
Foisy, M
Shiho, Y
Higman, J
Nguyen, JY
Gonzales, S
Collins, S
Workman, D
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 931 - 934
[5] Hot-carrier reliability of 20V MOS transistors in 0.13 μm CMOS technology
Rey-Tauriac, Y
Badoc, J
Reynard, B
Bianchi, RA
Lachenal, D
Bravaix, A
MICROELECTRONICS RELIABILITY, 2005, 45 (9-11) : 1349 - 1354
[6] Hot-carrier reliability of NLDEMOS in 0.13μm SOICMOS technology
Lacenal, D.
Rey-Tauriac, Y.
Boissonnet, L.
Reynard, B.
Bravaix, A.
IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2006, : 80 - +
[7] Assessment of oxide reliability and hot carrier degradation in CMOS technology
Maes, HE
Groeseneken, G
Degraeve, R
De Blauwe, J
Van den Bosch, G
MICROELECTRONIC ENGINEERING, 1998, 40 (3-4) : 147 - 166
[8] Hot-carrier reliability of ultra-thin gate oxide CMOS
Momose, HS
Nakamura, S
Ohguro, T
Yoshitomi, T
Morifuji, E
Morimoto, T
Katsumata, Y
Iwai, H
SOLID-STATE ELECTRONICS, 2000, 44 (11) : 2035 - 2044
[9] Investigation on dual gate oxide charging damage in 0.13μm copper damascene technology
Teo, WY
Hou, YT
Li, MF
Chen, P
Ko, LH
Zeng, X
Jin, Y
Gn, FH
Chan, LH
2002 7TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2002, : 14 - 17
[10] Substrate and process dependence of gate oxide reliability of 0.18μm dual gate CMOS process
Zhao Yi
Wan Xing-Gong
ACTA PHYSICA SINICA, 2006, 55 (06) : 3003 - 3006

← 1 2 3 4 5 →