A 1 Gbin/s CABAC Encoder for H.264/AVC

被引:0
|
作者
Fei, Wei [1 ]
Zhou, Dajiang [1 ]
Goto, Satoshi [1 ]
机构
[1] Waseda Univ, Grad Sch Informat Prod & Syst LSI, Wakamatsu Ku, 2-7 Hibikino, Kitakyushu, Fukuoka 8080135, Japan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose a 1 Gbin/s context-based adaptive binary arithmetic coding (CABAC) encoder architecture for beyond-HDTV applications. CABAC is a crucial part in H.264/AVC main and high profiles that provides a great compression ratio at the expense of high computational complexity. And it is also considered as a very efficient coding method in the developing high efficiency video coding (HEVC) standard. We try to accelerate the CABAC encoder to provide a high throughput to meet the requirement of beyond-HDTV video. Our design includes the binarization, context modeling and binary arithmetic encoding (BAE) parts and achieves a throughput of 4 bins per cycle. The synthesis result using WIC 90nm shows that the logic gate count is 36.2K in all and the encoder engine can work at a maximum frequency of 279MHz. Thus the overall throughput can reach over 1 Gbin/s. In our design, the 460 contexts are assigned to 6 SRAMs to attain efficient context modeling. And the binarization part is also optimized to enhance the throughput with low hardware cost.
引用
收藏
页码:1524 / 1528
页数:5
相关论文
共 50 条
  • [21] An Efficient Parallel Algorithm for H.264/AVC Encoder
    Sun, Shuwei
    Chen, Shuming
    [J]. PDCAT 2008: NINTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2008, : 66 - 69
  • [22] A Synchronous DRAM Controller for an H.264/AVC Encoder
    Hyun, Gyounghwan
    Jin, Yongseok
    Jung, Jinsu
    Kim, Seongyoon
    Lee, Hyuk-Jae
    [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 552 - 555
  • [23] Hierarchical parallelization of an H.264/AVC video encoder
    Rodriguez, A.
    Gonzalez, A.
    Malumbres, M. P.
    [J]. PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, 2006, : 363 - +
  • [24] ONE-ROUND RENORMALIZATION BASED 2-BIN/CYCLE H.264/AVC CABAC ENCODER
    Liu, Zhenyu
    Wang, Dongsheng
    [J]. 2011 18TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2011, : 369 - 372
  • [25] A High-throughput Fully Hardwired CABAC Encoder for QFHD H.264/AVC Main Profile Video
    Chen, Jian-Wen
    Wu, Li-Cian
    Liu, Po-Sheng
    Lin, Youn-Long
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2010, 56 (04) : 2529 - 2536
  • [26] A FAST CABAC RATE ESTIMATOR FOR H.264/AVC MODE DECISION
    Hahm, Jongmin
    Kim, Jaemoon
    Kyung, Chong-Min
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1- 8, PROCEEDINGS, 2009, : 929 - 932
  • [27] Efficient CABAC Rate Estimation for H.264/AVC Mode Decision
    Hahm, Jongmin
    Kyung, Chong-Min
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2010, 20 (02) : 310 - 316
  • [28] Fast CABAC rate estimation for H.264/AVC mode decision
    Won, K.
    Yang, J.
    Jeon, B.
    [J]. ELECTRONICS LETTERS, 2012, 48 (19) : 1201 - U51
  • [29] Cost-Effective Scenarios of CABAC in H.264/AVC Codec
    Krishnamuthy, S. P.
    Le, Thinh M.
    Ho, Boon-Leng
    [J]. PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 360 - 363
  • [30] An Improved Method to CABAC in the H.264/AVC Video Compression Standard
    Ha, LeThanh
    Park, Chun-Su
    Jung, Seung-Won
    Ko, Sung-Jea
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (12) : 3355 - 3360