Bifurcated Queueing for Throughput Enhancement in Input-Queued Switches

被引:19
|
作者
Thomas, George [1 ]
机构
[1] Univ SW Louisiana, Dept Elect & Comp Engn, Lafayette, LA 70504 USA
关键词
D O I
10.1109/4234.559363
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
In this letter we propose a bifurcated queueing approach to breaking the well-known 0.586 barrier for the throughput of input queued switches with head-of-line blocking. Each input line maintains a small number k of parallel queues, one for each of a set of k mutually exclusive subsets of the set of output-port addresses. We generalize the analysis of Karol et al. and show that the upper bound on throughput is (1 + k) root 1 + k(2); k = 1, 2, 3, ... . We point out that even for k = 2, there is a significant improvement in throughput and that as k increases, the throughput approaches one.
引用
收藏
页码:56 / 57
页数:2
相关论文
共 50 条
  • [31] A Power Analysis of Input-Queued and Crosspoint-Queued Crossbar Switches
    Wang, Jian
    Szymanski, T. H.
    2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, : 38 - 43
  • [32] HCF: A starvation-free practical algorithm for maximizing throughput in input-queued switches
    Kim, J
    Das, A
    2005 WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2005, : 68 - 72
  • [33] Achieving 100% throughput in an input-queued switch
    McKeown, N
    Mekkittikul, A
    Anantharam, V
    Walrand, J
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1999, 47 (08) : 1260 - 1267
  • [34] On guaranteed smooth scheduling for input-queued switches.
    Keslassy, I
    Kodialam, M
    Lakshman, TV
    Stiliadis, D
    IEEE-ACM TRANSACTIONS ON NETWORKING, 2005, 13 (06) : 1364 - 1375
  • [35] Input-queued switches using two schedulers in parallel
    Nabeshima, M
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2002, E85B (02): : 523 - 531
  • [36] On the stability of input-queued switches with speed-up
    Leonardi, E
    Mellia, M
    Neri, F
    Marsan, MA
    IEEE-ACM TRANSACTIONS ON NETWORKING, 2001, 9 (01) : 104 - 118
  • [37] Rate guarantees and overload protection in input-queued switches
    Balakrishnan, H
    Devadas, S
    Ehlert, DL
    Arvind, I
    IEEE INFOCOM 2004: THE CONFERENCE ON COMPUTER COMMUNICATIONS, VOLS 1-4, PROCEEDINGS, 2004, : 2185 - 2195
  • [38] Scheduling input-queued ATM switches with QoS features
    Li, SZ
    Ansari, N
    7TH INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATIONS AND NETWORKS - PROCEEDINGS, 1998, : 107 - 112
  • [39] Input-queued switches using two schedulers in parallel
    Nabeshima, Masayoshi
    IEICE Transactions on Communications, 2002, E85-B (02) : 523 - 531
  • [40] Provisioning QoS features for input-queued ATM switches
    New Jersey Inst of Technology, Newark, United States
    Electron Lett, 19 (1826-1827):