Reconfigurable SAD Tree Architecture based on Adaptive Sub-sampling in HDTV Application

被引:0
|
作者
Huang, Yiqing [1 ]
Liu, Qin [1 ]
Goto, Satoshi [1 ]
Ikenaga, Takeshi [1 ]
机构
[1] Waseda Univ, IPS, Kitakyushu, Fukuoka 8080135, Japan
关键词
H.264; Reconfigurable Architecture; VLSI; SIZE MOTION ESTIMATION; VLSI ARCHITECTURE;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In H.264/AVC based integer motion estimation engine, fixed architectures based on full pixel or direct sub-sampling pattern are widely used for HDTV application. However, these architectures suffer from either high complexity or quality loss problems. In this paper, an adaptive sub-sampling based reconfigurable architecture is given out. Firstly, by executing pixel difference analysis, the adaptive sub-sampling scheme which uses three hardware friendly patterns is applied on homogeneous macroblock (MB). Secondly, the related architecture introduces one more pipeline stage to build up configurable partial SAD values so that system performance is enhanced. Thirdly, a two-level pixel data organization scheme is proposed to solve data reuse and hardware utilization problems caused by adaptive algorithm. Moreover, one cross based SAD generation structure is introduced to achieve adaptive output results with less hardware cost. Experimental results show that, the proposed architecture can averagely save 61.71% clock cycles and accomplish twice or four times processing capability for homogeneous MBs. The maximum clock frequency is 208MHz under the TSMC 0.18 mu m technology in worst case conditions(1.62V, 125 degrees C).
引用
收藏
页码:463 / 468
页数:6
相关论文
共 50 条
  • [41] Compressor Tree based Processing Element Optimization in Propagate Partial SAD Architecture
    Huang, Yiqing
    Liu, Qin
    Ikenaga, Takeshi
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1786 - 1789
  • [43] HoneyComb: An Application-'Driven Online Adaptive Reconfigurable Hardware Architecture
    Thomas, Alexander
    Rueckauer, Michael
    Becker, Juergen
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2012, 2012
  • [44] A Bandwidth Extension Technique for Improving Jitter in Ring-VCO-Based Sub-Sampling PLLs
    Ghahramani, Mehran
    Hoznian, Hamed
    Nikpaik, Amir
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2025, 72 (01) : 123 - 127
  • [45] Decision Tree-Based Adaptive Reconfigurable Cache Scheme
    Zhu, Wei
    Zeng, Xiaoyang
    ALGORITHMS, 2021, 14 (06)
  • [46] Design of Sub-Sampling Phase-Locked Loop with a Time-Based Loop Filter
    Chen, Tsung-Sheng
    Hsieh, Huai-Yuan
    Lu, Liang-Hung
    2021 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2021,
  • [47] Wideband channelized sub-sampling transceiver for digital RF memory based electronic attack system
    Kale, Ajinkya
    Thirumuru, Ramakrishna
    Pasupureddi, Vijaya Sankara Rao
    AEROSPACE SCIENCE AND TECHNOLOGY, 2016, 51 : 34 - 41
  • [48] Direct downconversion of multiple channels by Hilbert-transform-based sub-sampling for SDR systems
    Bae, Junghwa
    Park, Jinwoo
    2006 ASIA-PACIFIC CONFERENCE ON COMMUNICATION, VOLS 1 AND 2, 2006, : 236 - +
  • [49] Accelerate tree ensemble learning based on adaptive sampling
    Zhou, Yu
    Li, Hui
    Chen, Mei
    Dai, Zhenyu
    Zhu, Ming
    JOURNAL OF COMPUTATIONAL METHODS IN SCIENCES AND ENGINEERING, 2020, 20 (02) : 509 - 519
  • [50] A New Stereo Packing Format based on Checkerboard Sub-sampling for Efficient Stereo Video Coding
    Chiang, An-Ti
    Wang, Hung-Ming
    Yang, Jar-Ferr
    Wang, Jhing-Fa
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 385 - 388