Extending lithography to the wafer's edge

被引：0
|
作者：
Le, Tuan [1 ]
Wilson, Matt [1 ]
Maas, Raymond [2 ]
机构：
[1] Rudolph Technol Inc, Bloomington, MN 55435 USA
[2] ASML, Veldhoven, Netherlands
来源：
MICROLITHOGRAPHY WORLD | 2008年 / 17卷 / 03期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：7 / 9
页数：3
相关论文
共 50 条
  • [21] EXTENDING OPTICAL LITHOGRAPHY TO THE GIGABIT ERA
    LEVENSON, MD
    SOLID STATE TECHNOLOGY, 1995, 38 (02) : 57 - &
  • [22] Advanced technology for extending optical lithography
    Wagner, C
    Keiser, W
    Mulkens, J
    Flagello, DC
    OPTICAL MICROLITHOGRAPHY XIII, PTS 1 AND 2, 2000, 4000 : 344 - 357
  • [23] Wafer-scale fabrication of high-aspect ratio nanochannels based on edge-lithography technique
    Xie, Quan
    Zhou, Qing
    Xie, Fei
    Sang, Jianming
    Wang, Wei
    Zhang, Haixia Alice
    Wu, Wengang
    Li, Zhihong
    BIOMICROFLUIDICS, 2012, 6 (01):
  • [24] Wafer edge-shot algorithm for wafer scanners
    Hagiwara, T
    Hamatani, M
    Tashiro, H
    Morita, E
    Okita, S
    Kondo, N
    OPTICAL MICROLITHOGRAPHY XV, PTS 1 AND 2, 2002, 4691 : 790 - 801
  • [25] CMP at the wafer edge - Modeling the interaction between wafer edge geometry and polish performance
    Xie, XL
    Boning, D
    CHEMICAL-MECHANICAL PLANARIZATION-INTEGRATION, TECHNOLOGY AND RELIABILITY, 2005, 867 : 223 - 233
  • [26] Wafer stage assembly for ion projection lithography
    Damm, C
    Peschel, T
    Risse, S
    Kirschstein, UC
    MICROELECTRONIC ENGINEERING, 2001, 57-8 : 181 - 185
  • [27] Effect of wafer geometry on lithography chucking processes
    Turner, Kevin T.
    Sinha, Jaydeep K.
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXIX, 2015, 9424
  • [28] Nanoimprint lithography at the 6 in. wafer scale
    Heidari, B
    Maximov, I
    Montelius, L
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2000, 18 (06): : 3557 - 3560
  • [29] Fault isolation on the wafer with lithography hotspot signature
    Chen, C. Q.
    Ang, G. B.
    Ng, P. T.
    Rivai, Francis
    Nagalingam, D.
    Ng, H. P.
    Yip, K. H.
    Lam, J.
    Mai, Z. H.
    2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,
  • [30] Mask and wafer topography effects in immersion lithography
    Erdmann, A
    Evanschitzky, P
    De Bisschop, P
    Optical Microlithography XVIII, Pts 1-3, 2005, 5754 : 383 - 394
12345