Three-level inverter configuration with common-mode voltage elimination for induction motor drive

被引:44
|
作者
Kanchan, RS [1 ]
Tekwani, PN [1 ]
Baiju, MR [1 ]
Gopakumar, K [1 ]
Pittet, A [1 ]
机构
[1] Indian Inst Sci, Ctr Elect Design & Technol, Bangalore 560012, Karnataka, India
来源
关键词
D O I
10.1049/ip-epa:20055034
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A scheme for a three-level voltage space phasor generation with common-mode voltage elimination is proposed. An open-end-winding induction motor, fed from both ends by two three-level inverters, which are realised by a cascading two two-level inverter, is used in this configuration. The voltage space vectors of individual three-level inverters, which generate the same common-mode voltage in the inverter pole voltage, are variously grouped. When these voltage space vectors are used to switch individual three-level inverters, it results in zero common-mode voltage across the motor windings. In the proposed scheme, voltage space phasors from individual inverters with zero common-mode voltage in the inverter pole voltage are used for PWM control. For the proposed drive configuration, the DC link voltage requirement is only half when compared to the DC link voltage of a conventional neutral-point-clamped (NPC) three-level inverter. The proposed inverter configuration offers reduced circuit and control complexity when compared to similar schemes with NPC or H-bridge inverter configurations.
引用
收藏
页码:261 / 270
页数:10
相关论文
共 50 条
  • [1] Three-level inverter scheme with common-mode voltage elimination for an open-end winding induction motor drive
    Chandini, G. S.
    Shiny, G.
    Baiju, M. R.
    2016 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2016,
  • [2] Three-level inverter scheme with reduced power device count for an induction motor drive with common-mode voltage elimination
    Centre for Electronics Design and Technology, Indian Institute of Science, Bangalore
    560012, India
    IET Power Electron., 2008, 1 (84-92): : 84 - 92
  • [3] A Three-Level Inverter based Direct Torque Control Scheme with Reduced Common-Mode Voltage for Induction Motor Drive
    Hegde, Aathira
    Nirsha, K., I
    Rajeevan, P. P.
    2017 IEEE INTERNATIONAL WIE CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (IEEE WIECON-ECE 2017), 2017, : 219 - 223
  • [4] A five-level inverter scheme with common-mode voltage elimination by cascading conventional two-level and three-level NPC inverters for an induction motor drive
    Mondal, Gopal
    Gopakumar, K.
    Tekwani, P. N.
    Levi, E.
    2007 EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS, VOLS 1-10, 2007, : 1689 - +
  • [5] High-Frequency Transformer-Link Three-Level Inverter Drive with Common-Mode Voltage Elimination
    Basu, Kaushik
    Umarikar, Amod C.
    Mohapatra, Krushna K.
    Mohan, Ned
    2008 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-10, 2008, : 4413 - 4418
  • [6] Common-Mode Voltage and Vibration Mitigation of a Five-Phase Three-Level NPC Inverter-Fed Induction Motor Drive System
    Payami, Saifullah
    Behera, Ranjan Kumar
    Iqbal, Atif
    Al-Ammari, Rashid
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2015, 3 (02) : 349 - 361
  • [7] Common-mode voltage mitigation of diode clamped three-level inverter
    Lü D.
    Xu H.
    Dianli Zidonghua Shebei/Electric Power Automation Equipment, 2018, 38 (01): : 66 - 73
  • [8] Three-level inverter scheme with common mode voltage elimination and DC link capacitor voltage balancing for an open-end winding induction motor drive
    Kanchan, R. S.
    Tekwani, P. N.
    Gopakumar, K.
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2006, 21 (06) : 1676 - 1683
  • [9] An inverter/motor drive with common mode voltage elimination
    Oriti, G
    Julian, AL
    Lipo, TA
    IAS '97 - CONFERENCE RECORD OF THE 1997 IEEE INDUSTRY APPLICATIONS CONFERENCE / THIRTY-SECOND IAS ANNUAL MEETING, VOLS 1-3, 1997, : 587 - 592
  • [10] A Modified T-Structured Three-Level Inverter Configuration Optimized With Respect to PWM Strategy Used for Common-Mode Voltage Elimination
    Hota, Arpan
    Jain, Sachin
    Agarwal, Vivek
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2017, 53 (05) : 4779 - 4787