Yield Comparison of Die-first Face-Down and Die-last Fan-out Wafer Level Packaging

被引:2
|
作者
Lujan, Amy P. [1 ]
机构
[1] SavanSys Solut LLC, Business Dev, Austin, TX 78733 USA
关键词
die-first face-down; die-last; fan-out wafer level packaging; yield;
D O I
10.1109/ECTC.2017.39
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This analysis focuses on two of the primary variations of fan-out wafer level packaging: die-first packaging in which the die are placed face down, and die-last packaging. These two technologies share many of the same activities, but those activities occur in a different order. One key factor setting these two process flows apart is yield. Even with the assumption that the same level of defects are introduced in each process flow, the resulting total yield differs. This paper analyzes the impact of defects on the die-first and die-last processes. Each process is evaluated separately, then the two processes are directly compared across a range of designs, defect density assumptions, and incoming die cost assumptions. The cost of the processing, cost of the incoming die, and the cost of processing and die lost to scrap are included.
引用
收藏
页码:1811 / 1816
页数:6
相关论文
共 50 条
  • [31] Theoretical Prediction of Flow- and Thermo-mechanical-induced Die Shift in Fan-out Wafer-Level Packaging
    Chou, Yi-Wei
    Chung, Chia-Heng
    Cheng, Hsien-Chie
    Chen, Wen-Hwa
    2018 20TH INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING (EMAP), 2018,
  • [32] A Cost Analysis of RDL-first and Mold-first Fan-out Wafer Level Packaging
    Lujan, Amy Palesko
    2016 International Conference on Electronics Packaging (ICEP), 2016, : 237 - 242
  • [33] Carrier Glass Substrates for Fan-out Wafer/Panel Level Packaging
    Hayashi, Kazutaka
    2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 494 - 497
  • [34] PATENT ISSUES OF EMBEDDED FAN-OUT WAFER/PANEL LEVEL PACKAGING
    Lau, John H.
    2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
  • [35] Development of Advanced Fan-out Wafer Level Package (embedded Wafer Level BGA) Packaging
    Jin, Yonggang
    Teysseyre, Jerome
    Baraton, Xavier
    Yoon, S. W.
    Lin, Yaojian
    Marimuthu, Pandi C.
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 151 - 156
  • [36] Warpage and Thermal Characterization of Fan-out Wafer-Level Packaging
    Lau, John
    Li, Ming
    Tian, DeWen
    Fan, Nelson
    Kuah, Eric
    Kai, Wu
    Li, Margie
    Hao, JiYuen
    Cheung, Ken
    Li, Zhang
    Tan, Kim Hwee
    Beica, Rozalia
    Ko, Cheng-Ta
    Chen, Yu-Hua
    Lim, Sze Pei
    Lee, Ning Cheng
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 595 - 602
  • [37] Opportunities of Fan-out Wafer Level Packaging (FOWLP) for RF Applications
    Braun, T.
    Toepper, M.
    Becker, K. -F.
    Wilke, M.
    Huhn, M.
    Maass, U.
    Ndip, I.
    Aschenbrenner, R.
    Lang, K. -D.
    2016 IEEE 16TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2016, : 35 - 37
  • [38] Molding Compound Effects on Warpage of Fan-out Wafer Level Packaging
    Liu, Yan-Cheng
    Cheng, Hsien-Chie
    Wu, Zong-Da
    2018 20TH INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING (EMAP), 2018,
  • [39] How to Manipulate Warpage in Fan-out Wafer and Panel Level Packaging
    Braun, Tanja
    Hoelck, Ole
    Adler, Marius
    Obst, Mattis
    Voges, Steve
    Becker, Karl-Friedrich
    Aschenbrenner, Rolf
    Voitel, Marcus
    Dreissigacker, Marc
    Schneider-Ramelow, Martin
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 1 - 6
  • [40] Fan-Out Wafer Level Packaging: Breakthrough advantages and surmountable challenges
    Butler, David
    SOLID STATE TECHNOLOGY, 2016, 59 (05) : 22 - 24