Yield Comparison of Die-first Face-Down and Die-last Fan-out Wafer Level Packaging

被引:2
|
作者
Lujan, Amy P. [1 ]
机构
[1] SavanSys Solut LLC, Business Dev, Austin, TX 78733 USA
关键词
die-first face-down; die-last; fan-out wafer level packaging; yield;
D O I
10.1109/ECTC.2017.39
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This analysis focuses on two of the primary variations of fan-out wafer level packaging: die-first packaging in which the die are placed face down, and die-last packaging. These two technologies share many of the same activities, but those activities occur in a different order. One key factor setting these two process flows apart is yield. Even with the assumption that the same level of defects are introduced in each process flow, the resulting total yield differs. This paper analyzes the impact of defects on the die-first and die-last processes. Each process is evaluated separately, then the two processes are directly compared across a range of designs, defect density assumptions, and incoming die cost assumptions. The cost of the processing, cost of the incoming die, and the cost of processing and die lost to scrap are included.
引用
收藏
页码:1811 / 1816
页数:6
相关论文
共 50 条
  • [1] FAN-OUT WAFER-LEVEL PACKAGING ADVANCED MANUFACTURING SOLUTION FOR FAN-OUT WLP/PLP BY DFD (DIE FACE DOWN) COMPRESSION MOLD
    Kajikawa, Yuichi
    2020 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2020,
  • [2] Significant Die-Shift Reduction and μLED Integration Based on Die-First Fan-Out Wafer-Level Packaging for Flexible Hybrid Electronics
    Fukushima, Takafumi
    Susumago, Yuki
    Qian, Zhengyang
    Shima, Chidai
    Du, Bang
    Takahashi, Noriyuki
    Nagata, Shuta
    Odashima, Tomo
    Kino, Hisashi
    Tanaka, Tetsu
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (08): : 1419 - 1422
  • [3] EXPOSED DIE FAN-OUT WAFER LEVEL PACKAGING BY TRANSFER MOLDING
    Kersjes, S. H. M.
    Zijl, J. L. J.
    de Jong, N.
    Wensink, H.
    2018 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2018,
  • [4] Die Shift Assessment of Reconstituted Wafer for Fan-Out Wafer-Level Packaging
    Cheng, Hsien-Chie
    Chung, Chia-Heng
    Chen, Wen-Hwa
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (01) : 136 - 145
  • [5] Development of Chip-First and Die-up Fan-out Wafer Level Packaging
    Hua, Xuan
    Xu, Hong
    Zhang, Li
    Chen, Dong
    Tan, K. H.
    Lai, C. M.
    Lau, John
    Li, Ming
    Li, Margie
    Kuah, Eric
    Fan, Nelson
    Kai, Wu
    Cheung, Ken
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [6] Die Shift on Chip First Panel Level Fan-out Packaging
    Huo, Yan
    Chen, Li
    Zhou, Wenwu
    2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2024,
  • [7] Die-to-Package Coupling Extraction for Fan-Out Wafer-Level-Packaging
    Peng, Yarui
    Petranovic, Dusan
    Lim, Sung Kyu
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [8] From Fan-out Wafer to Fan-out Panel Level Packaging
    Braun, T.
    Becker, K. -F.
    Raatz, S.
    Bader, V.
    Bauer, J.
    Aschenbrenner, R.
    Voges, S.
    Thomas, T.
    Kahle, R.
    Lang, K. -D.
    2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 29 - 32
  • [9] Study of Bondable Laser Release Material Using 355 nm Energy to Facilitate RDL-First and Die-First Fan-Out Wafer-Level Packaging (FOWLP)
    Lee, Chia-Hsin
    Huang, Baron
    See, Jennifer
    Prenger, Luke
    Lin, Yu-Min
    Chiu, Wei-Lan
    Lee, Ou-Hsiang
    Chen, Kuan-Neng
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (04): : 692 - 699
  • [10] Investigation of Warpage for Multi-Die Fan-Out Wafer-Level Packaging Process
    Chen, Chuan
    Su, Meiying
    Ma, Rui
    Zhou, Yunyan
    Li, Jun
    Cao, Liqiang
    MATERIALS, 2022, 15 (05)