Controlled Release of Microcantilever from a Silicon-on-Insulator Wafer with Oxide Brace

被引:1
|
作者
Aprilia, Lia [1 ]
Meguro, Tatsuya [2 ]
Tabei, Tetsuo [2 ]
Mimura, Hidenori [3 ]
Kuroki, Shin-Ichiro [2 ]
机构
[1] Natl Res & Innovat Agcy, Res Ctr Elect & Telecommun, Bandung, Indonesia
[2] Hiroshima Univ, Res Inst Nanodevice & Biosyst, Hiroshima, Japan
[3] Shizuoka Univ, Res Inst Elect, Shizuoka, Japan
关键词
microcantilever; anisotropic etching; oxide brace; oxide stress; etch-back; molybdenum mask;
D O I
10.1109/ICRAMET53537.2021.9650507
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper discussed a releasing process of microcantilever from silicon-on-insulator (SOI) wafer by a wet etching method, which is popular in semiconductor technology. A brace oxide in the cantilever was applied to prevent the beam from bending upwards during releasing process. The planar molybdenum (Mo) mask obtained by the etch-back process covered the cantilever structure with a Mo resistor from tetramethylammonium hydroxide (TMAH) etchant. As a result, the microcantilever structure with a Mo resistor could be released without crack and kept maintaining the Mo resistor's electrical stability. These results open up the possibility of utilizing the BOX brace combined with the planar Mo layer to prevent damages in the cantilever during fabrication with anisotropic silicon etching using TMAH.
引用
收藏
页码:219 / 222
页数:4
相关论文
共 50 条
  • [41] Highly sensitive analytical method for metallic impurities in the thin silicon layer of silicon-on-insulator wafer
    Kodate, J
    Machida, K
    Imai, K
    Tanaka, M
    Yabumoto, N
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1997, 15 (01): : 171 - 173
  • [42] Performance enhancement of Pirani gauge on silicon-on-insulator wafer with simple fabrication process
    Lee, Dongjin
    Noh, Youngwook
    Park, Sungsik
    Kumar, Manoj
    Cho, Young Seek
    SENSORS AND ACTUATORS A-PHYSICAL, 2017, 263 : 264 - 268
  • [43] Highly sensitive analytical method for metallic impurities in the thin silicon layer of silicon-on-insulator wafer
    Kodate, J.
    Machida, K.
    Imai, K.
    Tanaka, M.
    Yabumoto, N.
    Journal of Vacuum Science & Technology B: Microelectronics Processing and Phenomena, 1997, 15 (01):
  • [44] Varifocal Micromirror Integrated With Comb-Drive Scanner on Silicon-on-Insulator Wafer
    Sasaki, Takashi
    Hane, Kazuhiro
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2012, 21 (04) : 971 - 980
  • [45] PROPERTIES OF ULTRA-THIN WAFER-BONDED SILICON-ON-INSULATOR MOSFETS
    MAZHARI, B
    CRISTOLOVEANU, S
    IOANNOU, DE
    CAVIGLIA, AL
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (06) : 1289 - 1295
  • [46] Silicon double-disk optomechanical resonators from wafer-scale double-layered silicon-on-insulator
    Navarathna, A. My
    Carey, Benjamin J.
    Bennett, James S.
    Khademi, S. Oroush
    Bowen, Warwick P.
    OPTICS EXPRESS, 2024, 32 (23): : 41376 - 41389
  • [47] Patterned cracks improve yield in the release of compliant microdevices from silicon-on-insulator wafers
    Hill, G. C.
    Padovani, J. I.
    Doll, J. C.
    Chui, B. W.
    Rugar, D.
    Mamin, H. J.
    Harjee, N.
    Pruitt, B. L.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2011, 21 (08)
  • [48] Diamond emitter arrays with uniform self-aligned gate built from silicon-on-insulator wafer
    Wisitsora-at, A
    Kang, WP
    Davidson, JL
    Kerns, DV
    Kerns, SE
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2001, 19 (03): : 971 - 974
  • [49] THE EFFECTS OF OXYGEN DOSE ON THE FORMATION OF BURIED OXIDE SILICON-ON-INSULATOR
    MAO, BY
    CHANG, PH
    CHEN, CE
    LAM, HW
    JOURNAL OF APPLIED PHYSICS, 1987, 62 (06) : 2308 - 2312
  • [50] THE OPTIMIZATION OF IMPLANT DOSE IN THE FORMATION OF BURIED OXIDE SILICON-ON-INSULATOR
    MAO, BY
    CHEN, CE
    LAM, HW
    CHANG, PH
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1986, 133 (03) : C95 - C95