Controlled Release of Microcantilever from a Silicon-on-Insulator Wafer with Oxide Brace

被引:1
|
作者
Aprilia, Lia [1 ]
Meguro, Tatsuya [2 ]
Tabei, Tetsuo [2 ]
Mimura, Hidenori [3 ]
Kuroki, Shin-Ichiro [2 ]
机构
[1] Natl Res & Innovat Agcy, Res Ctr Elect & Telecommun, Bandung, Indonesia
[2] Hiroshima Univ, Res Inst Nanodevice & Biosyst, Hiroshima, Japan
[3] Shizuoka Univ, Res Inst Elect, Shizuoka, Japan
关键词
microcantilever; anisotropic etching; oxide brace; oxide stress; etch-back; molybdenum mask;
D O I
10.1109/ICRAMET53537.2021.9650507
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper discussed a releasing process of microcantilever from silicon-on-insulator (SOI) wafer by a wet etching method, which is popular in semiconductor technology. A brace oxide in the cantilever was applied to prevent the beam from bending upwards during releasing process. The planar molybdenum (Mo) mask obtained by the etch-back process covered the cantilever structure with a Mo resistor from tetramethylammonium hydroxide (TMAH) etchant. As a result, the microcantilever structure with a Mo resistor could be released without crack and kept maintaining the Mo resistor's electrical stability. These results open up the possibility of utilizing the BOX brace combined with the planar Mo layer to prevent damages in the cantilever during fabrication with anisotropic silicon etching using TMAH.
引用
收藏
页码:219 / 222
页数:4
相关论文
共 50 条
  • [1] SILICON-ON-INSULATOR BY WAFER BONDING - A REVIEW
    MASZARA, WP
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1991, 138 (01) : 341 - 347
  • [2] WAFER BONDING FOR SILICON-ON-INSULATOR TECHNOLOGIES
    LASKY, JB
    APPLIED PHYSICS LETTERS, 1986, 48 (01) : 78 - 80
  • [3] WAFER BONDING TECHNIQUE FOR SILICON-ON-INSULATOR TECHNOLOGY
    ABE, T
    MATLOCK, JH
    SOLID STATE TECHNOLOGY, 1990, 33 (11) : 39 - 40
  • [4] Process for extremely thin silicon-on-insulator wafer
    Usenko, AY
    Carr, WN
    Chen, B
    NANOTECH 2003, VOL 1, 2003, : 546 - 549
  • [5] Silicon suspended resonant grating filters fabricated from a silicon-on-insulator wafer
    Ye, Jia-Sheng
    Matsuyama, Naoki
    Kanamori, Yoshiaki
    Hane, Kazuhiro
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2008, 20 (9-12) : 851 - 853
  • [6] SILICON-WAFER BONDING MECHANISM FOR SILICON-ON-INSULATOR STRUCTURES
    ABE, T
    TAKEI, T
    UCHIYAMA, A
    YOSHIZAWA, K
    NAKAZATO, Y
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1990, 29 (12): : L2311 - L2314
  • [7] Wafer bonding of diamond films to silicon for silicon-on-insulator technology
    Yushin, GN
    Wolter, SD
    Kvit, AV
    Collazo, R
    Prater, JT
    Stoner, BR
    Sitar, Z
    MATERIALS ISSUES IN NOVEL SI-BASED TECHNOLOGY, 2002, 686 : 69 - 74
  • [8] SILICON-ON-INSULATOR WAFER BONDING-WAFER THINNING TECHNOLOGICAL EVALUATIONS
    HAISMA, J
    SPIERINGS, GACM
    BIERMANN, UKP
    PALS, JA
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1989, 28 (08): : 1426 - 1443
  • [10] Iron segregation in silicon-on-insulator wafer with polysilicon interlayer
    Yli-Koski, M.
    Haarahiltunen, A.
    Hintsala, J.
    Savin, H.
    PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2012, 209 (04): : 724 - 726