A ΣΔ fractional-N synthesizer for GSM standard specifications

被引：0
|
作者：
Mnif, H. [1 ]
Fakhfakh, M. [1 ]
Krout, I. [1 ]
Barhoumi, M. [1 ]
Loulou, M. [1 ]
机构：
[1] Natl Engn Sch Sfax, LETI, Sfax, Tunisia
来源：
2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3 | 2006年
关键词：
frequency synthesizer; characterization; optimization; algorithm; phase-locked loop (PLL); fractional-N; GSM;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We describe in this paper a new method for the characterization and optimization with heuristic algorithm of fractional-N synthesizer. This method will be applied to GSM application. The treated synthesizer based in the use a type-H third order Sigma Delta modulator generates signals in 935-960 MHz range with 200 KHz resolution with a spur of less than -80 dBc/Hz. Optimal parameters values are so determined and verified by different simulations.
引用
收藏
页码：1121 / 1124
页数：4
相关论文
共 50 条
  • [1] A fractional-N frequency synthesizer with no fractional spurs
    Zhang, Xiaopin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (09) : 986 - 990
  • [2] A hybrid ΔΣ fractional-N frequency synthesizer
    Riley, T
    Kostamovaara, J
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2003, 50 (04): : 176 - 180
  • [3] A DIGITALLY CORRECTED FRACTIONAL-N SYNTHESIZER
    CHODORA, J
    HEWLETT-PACKARD JOURNAL, 1993, 44 (02): : 44 - 44
  • [4] An Agile Σ△ fractional-N PLL frequency synthesizer for 2.5G GSM applications
    El Sheikh, MA
    Sharaf, K
    Haddara, H
    Ragai, HF
    Marzouk, MI
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 1142 - 1145
  • [5] GSM 900/DCS 1800 fractional-N frequency synthesizer with very fast settling time
    Neurauter, B
    Märzinger, G
    Lüftner, T
    Weigel, R
    Scholz, M
    Mutlu, V
    Fenk, J
    2001 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2001, : 705 - 708
  • [6] A fractional-N PLL frequency synthesizer design
    Kim, S
    Kim, Y
    Proceedings of the IEEE SoutheastCon 2004: EXCELLENCE IN ENGINEERING, SCIENCE, AND TECHNOLOGY, 2005, : 84 - 87
  • [7] A generalized MASH architecture in Fractional-N synthesizer
    Zhu, YH
    Shao, ZB
    Pang, WY
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1512 - 1515
  • [8] A new fractional-N PLL frequency synthesizer
    Sumi, Y
    Obote, S
    Fukui, Y
    Tsuda, K
    Syoubu, K
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1997, 7 (05) : 395 - 405
  • [9] A 4 GHz ΔΣ Fractional-N Frequency Synthesizer
    Rami Ahola
    Kari Halonen
    Analog Integrated Circuits and Signal Processing, 2003, 34 : 77 - 87
  • [10] A 4 GHz fractional-N frequency synthesizer
    Ahola, R
    Halonen, K
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 239 - 242
12345