Lifetime estimation of analog circuits from the electrical characteristics of stressed MOSFETs

被引：2
|
作者：
Martin-Martinez, J. [1 ]
Gerardin, S.
Rodriguez, R.
Nafria, M.
Aymerich, X.
Cester, A.
Paccagnella, A.
Ghidini, G.
机构：
[1] Univ Autonoma Barcelona, Dept Elect Engn, Barcelona 08193, Spain
[2] DEI Univ Padova, Padua, Italy
[3] ST Microelect, I-20041 Agrate Brianza, Italy
来源：
MICROELECTRONICS RELIABILITY | 2007年 / 47卷 / 9-11期
关键词：
D O I：
10.1016/j.microrel.2007.07.088
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this work, the impact of dielectric degradation in the MOSFET electrical characteristics after different levels of Fowler-Nordheim (FN) stress has been studied. A decrease in I-SAT and an increase of V-T have been observed. The interface trap density has been extracted from the sub-threshold slope of I-D-V-GS curves. The results show a direct relation between the generated interfacial traps and the observed changes in saturation current and threshold voltage. The wear out effects in the devices have been extrapolated to operation voltages, pointing out that the transistors can fulfill the reliability criteria, even when working in analog applications. (C) 2007 Elsevier Ltd. All rights reserved.
引用
收藏
页码：1349 / 1352
页数：4
相关论文
共 50 条
  • [31] Reconfigurable Characteristics of Spintronics-based MOSFETs for Nonvolatile Integrated Circuits
    Inokuchi, Tomoaki
    Marukame, Takao
    Tanamoto, Tetsufumi
    Sugiyama, Hideyuki
    Ishikawa, Mizue
    Saito, Yoshiaki
    2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 119 - 120
  • [32] Lifetime estimation of SiC MOSFETs under high temperature reverse bias test
    Uchida, Kosuke
    Hiyoshi, Toru
    Nishiguchi, Taro
    Yamamoto, Hirofumi
    Furumai, Masaki
    Tsuno, Takashi
    Mikamura, Yasuki
    MICROELECTRONICS RELIABILITY, 2016, 64 : 425 - 428
  • [33] Parameter estimation of analog circuits based on the fractional wavelet method
    Yong, Deng
    He, Zhang
    JOURNAL OF SEMICONDUCTORS, 2015, 36 (03)
  • [34] HIERARCHICAL YIELD ESTIMATION OF LARGE ANALOG INTEGRATED-CIRCUITS
    KURKER, CM
    PAULOS, JJ
    GYURCSIK, RS
    LU, JC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (03) : 203 - 209
  • [35] Parameter estimation of analog circuits based on the fractional wavelet method
    邓勇
    张禾
    Journal of Semiconductors, 2015, 36 (03) : 131 - 138
  • [36] On the Reliability Estimation of Analog CMOS Circuits Based on Statistical Methods
    Kuntman, Ayten
    Kuntman, Hakan
    2019 11TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO 2019), 2019,
  • [37] Parameter estimation of analog circuits based on the fractional wavelet method
    邓勇
    张禾
    Journal of Semiconductors, 2015, (03) : 131 - 138
  • [38] A Rare Event Based Yield Estimation Methodology for Analog Circuits
    Odabasi, Izel Cagin
    Yelten, Mustafa Berke
    Afacan, Engin
    Baskaya, Faik
    Pusane, Ali Emre
    Dundar, Gunhan
    2018 IEEE 21ST INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2018, : 33 - 38
  • [39] Two Quadrant Analog Voltage Divider and Square-Root Circuits Using OTA and MOSFETs
    Ajishek Raj
    D. R. Bhaskar
    Pragati Kumar
    Circuits, Systems, and Signal Processing, 2020, 39 : 6358 - 6385
  • [40] Two Quadrant Analog Voltage Divider and Square-Root Circuits Using OTA and MOSFETs
    Raj, Ajishek
    Bhaskar, D. R.
    Kumar, Pragati
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2020, 39 (12) : 6358 - 6385
12345