Phase Noise and Spur Performance Limits for Fractional-N Frequency Synthesizers

被引：0
|
作者：
Kennedy, Michael Peter [1 ,2 ,3 ]
Mo, Hongjia [1 ,2 ,3 ]
Donnelly, Yann [1 ,2 ,3 ]
机构：
[1] Univ Coll Cork, Sch Engn Elect & Elect Engn, Cork, Ireland
[2] Tyndall Natl Inst, Cork, Ireland
[3] Tyndall Natl Inst, Microelect Circuits Ctr Ireland, Cork, Ireland
来源：
2015 26TH IRISH SIGNALS AND SYSTEMS CONFERENCE (ISSC) | 2015年
关键词：
LOCKED LOOPS;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
The output phase noise of a fractional-N frequency synthesizer comprises two components: intrinsic noise in the controlled oscillator itself, and extrinsic noise caused by unwanted modulation at its control input. The extrinsic noise contains both stochastic and deterministic components. This paper considers strategies to minimize the extrinsic noise component by addressing deterministic nonlinear dynamical mechanisms.
引用
收藏
页数：6
相关论文
共 50 条
  • [41] Analysis and minimization of substrate spurs in fractional-N frequency synthesizers
    Osmany, Sabbir Ahmed
    Herzel, Frank
    Scheytt, J. Christoph
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 74 (03) : 545 - 556
  • [42] Nonlinearity-Induced Spurs in Fractional-N Frequency Synthesizers
    Kennedy, Michael Peter
    Mazzaro, Valerio
    Mai, Dawei
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (06) : 2617 - 2622
  • [43] Analysis and minimization of substrate spurs in fractional-N frequency synthesizers
    Sabbir Ahmed Osmany
    Frank Herzel
    J. Christoph Scheytt
    Analog Integrated Circuits and Signal Processing, 2013, 74 : 545 - 556
  • [44] New spur reduction fractional-N frequency divider
    Boon, CC
    Do, MA
    Yeo, KS
    Ma, JG
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2002, 33 (05) : 355 - 358
  • [45] A low spur fractional-N frequency synthesizer architecture
    Kratyuk, V
    Hanumolu, PK
    Moon, UK
    Mayaram, K
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2807 - 2810
  • [46] Part I: Fractional-N synthesizers
    van Roermund, A
    ANALOG CIRCUIT DESIGN: FRACTIONAL-N SYNTHESIZERS, DESIGN FOR ROBUSTNESS, LINE AND BUS DRIVERS, 2003, : IX - IX
  • [47] Analyze VCOs and fractional-N synthesizers
    Rohde, UL
    Klage, G
    MICROWAVES & RF, 2000, 39 (08) : 57 - +
  • [48] Phase noise behaviour of fractional-N synthesizers with ΔΣ dithering for multi-radio mobile terminals
    Valenta, Vaclav
    Baudoin, Genevieve
    Villegas, Martine
    PRIME: 2008 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PROCEEDINGS, 2008, : 157 - 160
  • [49] A New Spurious Component Suppression Technique in Fractional-N Frequency synthesizers
    Wang, Hongyu
    Brennan, Paul V.
    2008 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM, VOLS 1 AND 2, 2008, : 753 - 757
  • [50] Behavioral simulation of fractional-N frequency synthesizers and other PLL circuits
    Perrott, MH
    IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (04): : 74 - 83
12345