Improvements of NBTI Reliability in SiGe p-FETs

被引:38
|
作者
Franco, J. [1 ]
Kaczer, B. [2 ]
Cho, M. [2 ]
Eneman, G. [1 ,3 ]
Groeseneken, G. [1 ]
Grasser, T. [4 ]
机构
[1] Katholieke Univ Leuven, ESAT Dept, Kapeldreef 75, B-3000 Louvain, Belgium
[2] IMEC, Kapeldreef 75, B-3000 Louvain, Belgium
[3] FWO Vlaanderen, Vlaanderen, Belgium
[4] Vienna Univ Technol, Inst Microelect, Christ Doppler Lab TCAD, A-1040 Vienna, Austria
关键词
NBTI; SiGe; Ge; Reliability; pFETs; thin EOT; high-mobility substrates; QUANTUM-WELLS; PMOSFETS; ALLOYS; GE;
D O I
10.1109/IRPS.2010.5488668
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
NBTI reliability of buried SiGe channel p-FETs is investigated as a function of Ge concentration, SiGe layer thickness and Si cap thickness. Measurements show that NBTI reliability can be dramatically improved by varying these three parameters, i.e., increasing the Ge fraction, increasing the thickness of the SiGe layer, and reducing the Si cap thickness. Consequently, it is demonstrated that SiGe devices are a promising option for improving NBTI in highly-scaled sub-1nm EOT pFETs.
引用
收藏
页码:1082 / 1085
页数:4
相关论文
共 50 条
  • [31] BEOL-compatible Te-TeOx p-FETs with channel length down to 50 nm at cryogenic temperatures
    Xu, Ying
    Sun, Yiyuan
    Zheng, Zijie
    Wang, Yuxuan
    Kang, Yuye
    Han, Kaizhen
    Chen, Xuanqi
    Zheng, Gerui
    Gong, Xiao
    APPLIED PHYSICS LETTERS, 2025, 126 (03)
  • [32] Modeling of NBTI Time Kinetics and T Dependence of VAF in SiGe p-FinFETs
    Parihar, N.
    Southwick, R.
    Wang, M.
    Stathis, J. H.
    Mahapatra, S.
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [33] SiN/in-situ-GaON Staggered Gate Stack on p-GaN for Enhanced Stability in Buried-Channel GaN p-FETs
    Zhang, Li
    Zheng, Zheyang
    Cheng, Yan
    Ng, Yat Hon
    Feng, Sirui
    Song, Wenjie
    Chen, Tao
    Chen, Kevin J.
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [34] Comparison of DC and AC NBTI Kinetics in RMG Si and SiGe p-FinFETs
    Parihar, Narendra
    Southwick, Richard G.
    Sharma, Uma
    Wang, Miaomiao
    Stathis, James H.
    Mahapatra, Souvik
    2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2017,
  • [35] SiGe Channel Technology: Superior Reliability Toward Ultrathin EOT Devices-Part I: NBTI
    Franco, Jacopo
    Kaczer, Ben
    Roussel, Philippe J.
    Mitard, Jerome
    Cho, Moonju
    Witters, Liesbeth
    Grasser, Tibor
    Groeseneken, Guido
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (01) : 396 - 404
  • [36] Realizing P-FETs and Photodiodes on MoS2 through area-selective p-Doping via Vacancy Engineering.
    Bhattacharjee, Shubhadeep
    Ganapathi, Kolla Lakshmi
    Bhat, Navakanta
    2017 75TH ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2017,
  • [37] Oxidized-Silicon-Terminated Diamond p-FETs With SiO2-Filling Shallow Trench Isolation Structures
    Fu, Yu
    Bi, Te
    Chang, Yuhao
    Xu, Ruimin
    Xu, Yuehang
    Kawarada, Hiroshi
    IEEE ELECTRON DEVICE LETTERS, 2023, 44 (11) : 1899 - 1902
  • [38] SOFT ERRORS AND NBTI IN SiGe pMOS TRANSISTORS
    Fleetwood, D. M.
    Zhang, E. X.
    Duan, G. X.
    Zhang, C. X.
    Samsel, I. K.
    Hooten, N. C.
    Bennett, W. G.
    Schrimpf, R. D.
    Reed, R. A.
    Linten, D.
    Mitard, J.
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [39] Prediction of NBTI Stress and Recovery Time Kinetics in Si Capped SiGe p-MOSFETs
    Parihar, Narendra
    Mahapatra, Souvik
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [40] NBTI Reliability of SiGe and Ge Channel pMOSFETs With SiO2/HfO2 Dielectric Stack
    Franco, Jacopo
    Kaczer, Ben
    Mitard, Jerome
    Toledano-Luque, Maria
    Roussel, Philippe J.
    Witters, Liesbeth
    Grasser, Tibor
    Groeseneken, Guido
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2013, 13 (04) : 497 - 506