Efficient execution of UML state machines on a virtual machine

被引:0
|
作者
Schattkowsky, T [1 ]
机构
[1] Paderborn Univ, C LAB, D-33102 Paderborn, Germany
关键词
UML virtual machine; executable models;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In the context of Model Driven Architecture (MDA), executable UML models are of growing importance in the software design process. In previous work, we introduced an approach on executable UML models based on a UML Virtual Machine for executing composite object-oriented models consisting of state-and control-oriented behavior parts. The state-oriented behavior is expressed using a subset of the UML State Machine syntax. As the resulting models are too complex to be executed directly, we describe in this paper how such State Machines can be represented using a simple model for an Executable State Machine and how the resulting models are represented and executed using our UML Virtual Machine.
引用
收藏
页码:209 / 213
页数:5
相关论文
共 50 条
  • [31] UML 2.0 state machines:: Complete formal semantics via core state machines
    Fecher, Harald
    Schoenborn, Jens
    FORMAL METHODS: APPLICATIONS AND TECHNOLOGY, 2007, 4346 : 244 - +
  • [32] Verification of UML state diagrams using concurrent state machines
    Miescicki, Jerzy
    Software Engineering Techniques: Design for Quality, 2006, 227 : 261 - 271
  • [33] Replicated state machines without replicated execution
    Lee, Jonathan
    Nikitin, Kirill
    Setty, Srinath
    2020 IEEE SYMPOSIUM ON SECURITY AND PRIVACY (SP 2020), 2020, : 119 - 134
  • [34] Incremental Symbolic Execution of Evolving State Machines
    Khalil, Amal
    Dingel, Juergen
    2015 ACM/IEEE 18TH INTERNATIONAL CONFERENCE ON MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS (MODELS), 2015, : 14 - 23
  • [35] Byzantine Fault-Tolerant State Machine Replication with Twin Virtual Machines
    Dettoni, Fernando
    Lung, Lau Cheuk
    Correia, Miguel
    Luiz, Aldelir Fernando
    2013 IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS (ISCC), 2013,
  • [36] Finite Virtual State Machines
    Senhadji-Navarro, Raouf
    Garcia-Vargas, Ignacio
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (10): : 2544 - 2547
  • [37] Formalizing UML State Machines for Automated Verification - A Survey
    Andre, Etienne
    Liu, Shuang
    Liu, Yang
    Choppy, Christine
    Sun, Jun
    Dong, Jin Song
    ACM COMPUTING SURVEYS, 2023, 55 (13S)
  • [38] Specifying Trace Directives for UML Attributes and State Machines
    Aljamaan, Hamoud
    Lethbridge, Timothy C.
    Badreddin, Omar
    Guest, Geoffrey
    Forward, Andrew
    PROCEEDINGS OF THE 2014 2ND INTERNATIONAL CONFERENCE ON MODEL-DRIVEN ENGINEERING AND SOFTWARE DEVELOPMENT (MODELSWARD 2014), 2014, : 79 - 86
  • [39] Formalization of UML state machines using temporal logic
    Carlos Rossi
    Manuel Enciso
    Inmaculada P. de Guzmán
    Software & Systems Modeling, 2004, 3 (1) : 31 - 54
  • [40] Symbolic Model Checking of Hierarchical UML State Machines
    Dubrovin, Jori
    Junttila, Tommi
    2008 8TH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2008, : 108 - 117