MOS transistor model and fast aiming simulator

被引:1
|
作者
Yang, HZ [1 ]
Cai, X [1 ]
Jia, YW [1 ]
机构
[1] Tsing Hua Univ, Dept Elect Engn, Lib EDA, Beijing 100084, Peoples R China
关键词
D O I
10.1049/el:19990403
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new table-based region-wise-linear MOS transistor model and analytical solution of generic sub-circuit primitive is presented. The MOS model includes the body effect and this subcircuit primitive can also handle floating capacitors. Compared with HSPICE the results of the system are very accurate with an error of <3%, and there is speedup of 1-2 orders of magnitude.
引用
收藏
页码:561 / 563
页数:3
相关论文
共 50 条
  • [1] A FAST TIMING SIMULATOR FOR MOS DIGITAL CIRCUITS
    ZOU, F
    [J]. AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1990, 44 (02): : 148 - 152
  • [2] Cryogenic MOS Transistor Model
    Beckers, Arnout
    Jazaeri, Farzan
    Enz, Christian
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (09) : 3617 - 3625
  • [3] A FAST-TIMING SIMULATOR FOR DIGITAL MOS CIRCUITS
    TSAO, D
    CHEN, CF
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1986, 5 (04) : 536 - 540
  • [4] A MOS transistor thermal sub-circuit for the SPICE circuit simulator
    Nooshabadi, S
    Visweswaran, GS
    Nagchoudhuri, D
    [J]. MICROELECTRONICS JOURNAL, 1998, 29 (4-5) : 229 - 234
  • [5] RSPICE: A fast and robust timing simulator for digital MOS VLSI
    Cai, X
    Yang, HZ
    Jia, YW
    Wang, H
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (11) : 2492 - 2498
  • [6] ILLIADS - A FAST TIMING AND RELIABILITY SIMULATOR FOR DIGITAL MOS CIRCUITS
    SHIH, YH
    LEBLEBICI, Y
    KANG, SM
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (09) : 1387 - 1402
  • [7] FAST PASS-TRANSISTOR SIMULATION FOR CUSTOM MOS CIRCUITS
    BARZILAI, Z
    HUISMAN, LM
    SILBERMAN, GM
    TANG, DT
    WOO, LS
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (01): : 71 - 81
  • [8] A current-based model for the MOS transistor
    Cunha, AIA
    Gouveia, OC
    Schneider, MC
    GalupMontoro, C
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1608 - 1611
  • [9] A MODEL OF AN MOS-TRANSISTOR WITH A BULK CHANNEL
    SKORIKOV, VA
    ZELENTSOV, AV
    PADERIN, AY
    [J]. SOVIET MICROELECTRONICS, 1981, 10 (03): : 104 - 113
  • [10] A table MOS transistor model parameter control
    Denisenko V.V.
    [J]. Russian Microelectronics, 2010, 39 (5) : 352 - 365