FPGA Implementation of a Fault-Tolerant Application-Specific NoC Design

被引:0
|
作者
Yesil, Serif [1 ]
Tosun, Suleyman [2 ]
Ozturk, Ozcan [1 ]
机构
[1] Bilkent Univ, Comp Engn, Ankara, Turkey
[2] Hacettepe Univ, Comp Engn, Ankara, Turkey
关键词
TOPOLOGY GENERATION; ALGORITHM; NETWORKS;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Today's integrated circuits are more susceptible to permanent link failures than before as a result of diminishing technology sizes. Even a single link failure can make an entire chip useless. Single link failure problem is fatal to application-specific Network-on-Chip (NoC) designs as well if they cannot tolerate such failures. One solution to this problem can be having alternative routing options on the network for each communicating pair. In this study, we present an FPGA implementation of such a method for application-specific NoCs. This method adds additional network resources to the non-fault-tolerant design in an attempt to make it fault-tolerant. We show the effects of the presented fault-tolerant method on an FPGA implementation of Mp3 encoder based on energy consumption and area increase against non-fault-tolerant case.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Fault-tolerant MIN Shuffle-Exchange NoC
    Mazaheri, Ali
    Sabbaghi-Nadooshan, Reza
    2013 21ST IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2013,
  • [32] A Fault-Tolerant NoC Scheme Using Bidirectional Channel
    Tsai, Wen-Chung
    Zheng, Deng-Yuan
    Chen, Sao-Jie
    Hu, Yu-Hen
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 918 - 923
  • [33] Monitoring circuit based on threshold for fault-tolerant NoC
    Dai, L.
    Shang, D.
    Xia, F.
    Yakovlev, A.
    ELECTRONICS LETTERS, 2010, 46 (14) : 984 - U44
  • [34] Design and Implementation of Router for NOC on FPGA
    Verma, Gaurav
    Agarwal, Harsh
    Singh, Shreya
    Khanam, Shaheem Nighat
    Gupta, Prateek Kumar
    Jain, Vishal
    INTERNATIONAL JOURNAL OF FUTURE GENERATION COMMUNICATION AND NETWORKING, 2016, 9 (12): : 263 - 271
  • [35] Reliability Indicators for Automatic Design and Analysis of Fault-Tolerant FPGA Systems
    Lojda, Jakub
    Podivinsky, Jakub
    Kotasek, Zdenek
    2019 20TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS), 2019,
  • [36] FPGA Implementation of a Fault-Tolerant Fused and Branched CNN Accelerator With Reconfigurable Capabilities
    Syed, Rizwan Tariq
    Zhao, Yanhua
    Chen, Junchao
    Andjelkovic, Marko
    Ulbricht, Markus
    Krstic, Milos
    IEEE ACCESS, 2024, 12 : 57847 - 57862
  • [37] Novel fault-tolerant adder design for FPGA-based systems
    Alderighi, M
    D'Angelo, S
    Metra, C
    Sechi, GR
    SEVENTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, 2001, : 54 - 58
  • [38] Fault-tolerant Strategies and Their Design Methods for Application Software
    高建华
    邵世煌
    Journal of China Textile University(English Edition), 1998, (01) : 21 - 24
  • [39] DESIGN AND IMPLEMENTATION OF FAULT-TOLERANT MULTI-MICROCOMPUTER SYSTEMS
    BERNHARDT, D
    SCHMITTER, E
    MICROPROCESSORS AND MICROSYSTEMS, 1981, 5 (04) : 153 - 156
  • [40] Design and implementation of a CORBA fault-tolerant object group service
    Morgan, G
    Shrivastava, S
    Ezhilchelvan, P
    Little, M
    DISTRIBUTED APPLICATIONS AND INTEROPERABLE SYSTEMS II, 1999, 15 : 361 - 374