Mayo: A Framework for Auto-generating Hardware Friendly Deep Neural Networks

被引:7
|
作者
Zhao, Yiren [1 ]
Gao, Xitong [2 ]
Mullins, Robert [1 ]
Xu, Chengzhong [2 ]
机构
[1] Univ Cambridge, Cambridge, England
[2] Chinese Acad Sci, Shenzhen Inst Adv Technol, Shenzhen, Peoples R China
基金
英国工程与自然科学研究理事会; 中国国家自然科学基金;
关键词
Deep Neural Network; Pruning; Qantization; Automated Hyperparameter Optimization;
D O I
10.1145/3212725.3212726
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Deep Neural Networks (DNNs) have proved to be a convenient and powerful tool for a wide range of problems. However, the extensive computational and memory resource requirements hinder the adoption of DNNs in resource-constrained scenarios. Existing compression methods have been shown to significantly reduce the computation and memory requirements of many popular DNNs. These methods, however, remain elusive to non-experts, as they demand extensive manual tuning of hyperparameters. The effects of combining various compression techniques lack exploration because of the large design space. To alleviate these challenges, this paper proposes an automated framework, Mayo, which is built on top of TensorFlow and can compress DNNs with minimal human intervention. First, we present overriders which are recursively-compositional and can be configured to effectively compress individual components (e.g. weights, biases, layer computations and gradients) in a DNN. Second, we introduce novel heuristics and a global search algorithm to effciently optimize hyperparameters. We demonstrate that without any manual tuning, Mayo generates a sparse ResNet-18 that is 5.13x smaller than the baseline with no loss in test accuracy. By composing multiple overriders, our tool produces a sparse 6-bit CIFAR-10 classifier with only 0.16% top-1 accuracy loss and a 34x compression rate. Mayo and all compressed models are publicly available. To our knowledge, Mayo is the first framework that supports overlapping multiple compression techniques and automatically optimizes hyperparameters in them.
引用
收藏
页码:25 / 30
页数:6
相关论文
共 50 条
  • [1] PolyAQG Framework: Auto-generating assessment questions
    Tan, Tee Hean
    Teh, Phoey Lee
    Yusoff, Zaharin
    2021 IEEE INTERNATIONAL CONFERENCE ON COMPUTING (ICOCO), 2021, : 163 - 167
  • [2] From software to hardware - A novel TLM auto-generating method
    Zhu, Liang
    Bian, Jinian
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1725 - +
  • [3] AUTO-GENERATING NEURAL NETWORKS WITH REINFORCEMENT LEARNING FOR MULTI-PURPOSE IMAGE FORENSICS
    Wei, Yujun
    Chen, Yifang
    Kang, Xiangui
    Wang, Z. Jane
    Xiao, Liang
    2020 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), 2020,
  • [4] Auto-Generating Google Blockly Visual Programming Elements for Peripheral Hardware
    Culic, Ioana
    Vasilescu, Laura Mihaela
    Radovici, Alexandru
    2015 14TH ROEDUNET INTERNATIONAL CONFERENCE - NETWORKING IN EDUCATION AND RESEARCH (ROEDUNET NER), 2015, : 94 - 98
  • [5] A Design Framework for Hardware Approximation of Deep Neural Networks
    Lin, Wei-Hung
    Kao, Hsu-Yu
    Huang, Shih-Hsu
    2019 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS), 2019,
  • [6] Hardware-Friendly Acceleration for Deep Neural Networks with Micro-Structured Compression
    Sun, Mengshu
    Lin, Sheng
    Liu, Shan
    Li, Songnan
    Wang, Yanzhi
    Jiang, Wei
    Wang, Wei
    2022 IEEE 30TH INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2022), 2022, : 229 - 229
  • [7] An Innovative Approach for Auto-generating the Sleeve Pattern Sizes by Artificial Neural Network Model Using MATLAB
    Xing, Ying-Mei
    Wang, Zhu-Jun
    Li, Ting-Yu
    Ye, Hui-Yuan
    TEXTILE BIOENGINEERING AND INFORMATICS SYMPOSIUM PROCEEDINGS, 2014, VOLS 1 AND 2, 2014, : 667 - 674
  • [8] Hardware Compilation of Deep Neural Networks: An Overview
    Zhao, Ruizhe
    Liu, Shuanglong
    Ng, Ho-Cheung
    Wang, Erwei
    Davis, James J.
    Niu, Xinyu
    Wang, Xiwei
    Shi, Huifeng
    Constantinides, George A.
    Cheung, Peter Y. K.
    Luk, Wayne
    2018 IEEE 29TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2018, : 120 - 127
  • [9] Hardware Architecture Exploration for Deep Neural Networks
    Zheng, Wenqi
    Zhao, Yangyi
    Chen, Yunfan
    Park, Jinhong
    Shin, Hyunchul
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2021, 46 (10) : 9703 - 9712
  • [10] Hardware Architecture Exploration for Deep Neural Networks
    Wenqi Zheng
    Yangyi Zhao
    Yunfan Chen
    Jinhong Park
    Hyunchul Shin
    Arabian Journal for Science and Engineering, 2021, 46 : 9703 - 9712