Silicon Photonic 2.5D Multi-Chip Module Transceiver for High-Performance Data Centers

被引:40
|
作者
Abrams, Nathan C. [1 ]
Cheng, Qixiang [1 ,2 ]
Glick, Madeleine [1 ]
Jezzini, Moises [3 ]
Morrissey, Padraic [3 ]
O'Brien, Peter [3 ]
Bergman, Keren [1 ]
机构
[1] Columbia Univ, Lightwave Res Lab, Dept Elect Engn, New York, NY 10027 USA
[2] Univ Cambridge, Dept Engn, Elect Engn Div, Cambridge CB3 0FA, England
[3] Tyndall Natl Inst, Cork T12 R5CP, Ireland
关键词
Photonics; Bandwidth; Silicon; Three-dimensional displays; Transceivers; Data centers; Energy consumption; Optical interconnections multichip module; silicon interposer; silicon photonics; wavelength division multiplexing; OPTICAL INTERCONNECTS; MICRORING MODULATOR; WAVELENGTH LOCKING; CHIP; TECHNOLOGY; BANDWIDTH; CMOS;
D O I
10.1109/JLT.2020.2967235
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Widespread adoption of silicon photonics into datacenters requires that the integration of the driving electronics with the photonics be an essential component of transceiver development. In this article, we describe our silicon photonic transceiver design: a 2.5D integrated multi-chip module (MCM) for 4-channel wavelength division multiplexed (WDM) microdisk modulation targeting 10 Gbps per channel. A silicon interposer is used to provide connectivity between the photonic integrated circuit (PIC) and the commercial transimpedance amplifiers (TIAs). Error free modulation is demonstrated at 10 Gbps with -16 dBm received power for the photonic bare die and at 6 Gbps with -15 dBm received power for the first iteration of the MCM transceiver. In this context, we outline the different integration approaches currently being employed to interface between electronics and photonics-monolithic, 2D, 3D, and 2.5D-and discuss their tradeoffs. Notable demonstrations of the various integration architectures are highlighted. Finally, we address the scalability of the architecture and highlight a subsequent prototype employing custom electronic integrated circuits (EICs).
引用
收藏
页码:3346 / 3357
页数:12
相关论文
共 50 条
  • [21] Reliable Integration of a high performance multi-chip half-bridge SiC power module
    Mouawad, Bassem
    Li, Jianfeng
    Castellazzi, Alberto
    Johnson, C. Mark
    [J]. 2016 6TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2016,
  • [22] Photonic Network-on-Chip Architectures Using Multi layer Deposited Silicon Materials for High-Performance Chip Multiprocessors
    Biberman, Aleksandr
    Preston, Kyle
    Hendry, Gilbert
    Sherwood-Droz, Nicolas
    Chan, Johnnie
    Levy, Jacob S.
    Lipson, Michal
    Bergman, Keren
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2011, 7 (02)
  • [23] TeraPHY: A High-density Electronic-Photonic Chiplet for Optical I/O from a Multi-Chip Module
    Meade, Roy
    Ardalan, Shahab
    Davenport, Michael
    Fini, John
    Sun, Chen
    Wade, Mark
    Wright-Gladstein, Alexandra
    Zhang, Chong
    [J]. 2019 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2019,
  • [24] Development of high performance synchronous rectifier module by multi-chip Cu sintering technology (IMPACT 2018)
    Chang, J. Y.
    Fun, S. Y.
    Cheng, K. H.
    Cheng, H. W.
    Lin, H. H.
    Han, W. K.
    Hsu, S. F.
    Tseng, C. M.
    Chang, T. C.
    Anai, K.
    Yamauchi, S.
    Jo, J. L.
    Sakaue, T.
    [J]. 2018 13TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2018, : 78 - 82
  • [25] High-performance electromagnetic susceptibility for a 2.5Gb/s plastic transceiver module using multi-wall carbon nanotubes
    Chiu, Jin-Chen
    Chang, Chia-Ming
    Jou, Wern-Shiang
    Cheng, Wood-Hi
    [J]. 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 183 - +
  • [26] A low-cost and high-density RF Multi-Chip Module transceiver for 1.8-GHz personal communication service
    Ryu, W
    Kim, J
    Kim, N
    Kim, H
    Ahn, S
    Kim, S
    Song, H
    Lee, S
    Kim, J
    [J]. 50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 193 - 197
  • [27] Design considerations and packaging of a Pentium® Pro Processor based multi-chip module for high performance workstation and servers
    Dudeck, G
    Dudeck, J
    [J]. IEEE SYMPOSIUM ON IC/PACKAGE DESIGN INTEGRATION - PROCEEDINGS, 1998, : 9 - 15
  • [28] Simulation-Based Impedance Characterization of PDN in High-Performance Multi-Chip HTCC Packages for Avionics
    Dang, Akash
    Jilla, Shiva Prasad
    Kumar, Krishan
    Singh, Gurvinder
    Sharma, Rohit
    Mukerji, Atanu
    [J]. 2018 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS 2018), 2018,
  • [29] Cost and Thermal Analysis of High-Performance 2.5D and 3D Integrated Circuit Design Space
    Stow, Dylan
    Akgun, Itir
    Barnes, Russell
    Gu, Peng
    Xie, Yuan
    [J]. 2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 637 - 642
  • [30] PHENIC: Silicon Photonic 3D-Network-on-Chip Architecture for High-performance Heterogeneous Many-core System-on-Chip
    Ben Ahmed, Achraf
    Ben Abdallah, Abderazek
    [J]. 14TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL & COMPUTER ENGINEERING STA 2013, 2013,