Test scheduling for core-based SOCs using genetic algorithm based heuristic approach

被引：0

作者：

Giri, Chandan ^{[1
]}

Sarkar, Soumojit ^{[2
]}

Chattopadhyay, Santanu ^{[1
]}

机构：

[1] Indian Inst Technol Kharagpur, Dept E & ECE, Kharagpur, W Bengal, India

[2] IIT, Dept CSE, Kanpur, Uttar Pradesh, India

来源：

ADVANCED INTELLIGENT COMPUTING THEORIES AND APPLICATIONS, PROCEEDINGS: WITH ASPECTS OF ARTIFICIAL INTELLIGENCE | 2007年 / 4682卷

关键词：

S1OC testing; test scheduling; wrapper design; test access mechanism;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents a Genetic algorithm (GA) based solution to cooptimize test scheduling and wrapper design for core based SOCs. Core testing solutions are generated as a set of wrapper configurations, represented as rectangles with width equal to the number of TAM (Test Access Mechanism) channels and height equal to the corresponding testing time. A locally optimal best-fit heuristic based bin packing algorithm has been used to determine placement of rectangles minimizing the overall test times, whereas, GA has been utilized to generate the sequence of rectangles to be considered for placement. Experimental result on ITC'02 benchmark SOCs shows that the proposed method provides better solutions compared to the recent works reported in the literature.

引用

页码：1032 / 1041

页数：10

共 50 条

[1] A genetic algorithm based heuristic technique for power constrained test scheduling in core-based SOCs
Giri, Chandan
Sarkar, Soumojit
Chattopadhyay, Santanu
VLSI-SOC 2007: PROCEEDINGS OF THE 2007 IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, 2007, : 320 - +
[2] A Test Scheduling Scheme for Core-Based SoCs Using Genetic Algorithm
Zhan Jinyu
Li Xunsheng
Guo Bing
Xiong Guangze
Sang Nan
2008 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS SYMPOSIA, PROCEEDINGS, 2008, : 38 - 43
[3] On test scheduling for core-based SOCs
Koranne, S
ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 505 - 510
[4] Test scheduling for core-based SOCs
Zhang, YG
Xu, YX
Dong, B
Wang, K
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1404 - 1407
[5] Core-based SoC test scheduling using evolutionary algorithm
Xia, Y
Chrzanowska-Jeske, M
Wang, B
CEC: 2003 CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-4, PROCEEDINGS, 2003, : 1716 - 1723
[6] InTeRail: A test architecture for core-based SOCs
Kagaris, D
Tragoudas, S
Kuriakose, S
IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (02) : 137 - 149
[7] A generic resource distribution and test scheduling scheme for embedded core-based SoCs
Zhao, D
Upadhyaya, SJ
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2004, 53 (02) : 318 - 329
[8] Test scheduling for wafer-level test-during-burn-in of core-based SoCs
Bahukudumbi, Sudarshan
Chakrabarty, Krishnendu
Kacprowicz, Richard
2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1462 - +
[9] InTeRail: Using existing and extra interconnects to test core-based SOCs
Kagaris, D
Tragoudas, S
9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 219 - 223
[10] Optimization of Core-based SOC Test Scheduling based on Modified Differential Evolution Algorithm
Deng Libao
Wei Debao
Qiao Liyan
Bian Xiaolong
Zhang Baoquan
2016 IEEE AUTOTESTCON PROCEEDINGS, 2016,

← 1 2 3 4 5 →