Fully silicided NiSi gate electrodes on HNON gate dielectrics for low-power applications

被引:6
|
作者
Manabe, K [1 ]
Takahashi, K [1 ]
Ikarashi, T [1 ]
Morioka, A [1 ]
Watanabe, H [1 ]
Yoshihara, T [1 ]
Tatsumi, T [1 ]
机构
[1] NEC Corp Ltd, Sys Devices Res Labs, Sagamihara, Kanagawa 2291198, Japan
关键词
metal gate; high-k; nickel monosilicide; HfSiON; MOSFET;
D O I
10.1143/JJAP.44.2205
中图分类号
O59 [应用物理学];
学科分类号
摘要
The fully silicided (FUSI)-nickel monosilicide (NiSi) metal gate electrode on the HfSiON gate dielectric has been investigated for low-power metal-oxide-semiconductor field effect transistors (MOSFETs). We found that the FUSI-NiSi electrode oil the HfSiON dielectric has a work function of 4.55 eV, which improved the threshold voltage shift of PMOSFETs by 0.15 V compared with that of the poly-Si/HfSiON MOSFETs. At the same time, full silicidation eliminated the gate depletion and thereby we achieved the capacitance equivalent thickness at inversion of 2.1 nm and a five-order-of-magnitude reduction in the gate leakage current compared with the poly-Si/SiO2 devices. Moreover, we obtained an excellent carrier mobility for the FUSI-NiSi/HfSiON transistors (PMOS: 100%, NMOS: 90% compared with the poly-Si/SiO2 reference transistors). These results show that the FUSI-NiSi/HfSiON gate stack is a promising candidate for next-generation low-power MOSFETs.
引用
收藏
页码:2205 / 2209
页数:5
相关论文
共 50 条
  • [41] An alternative gate electrode material of fully depleted SOI CMOS for low power applications
    Hsiao, TC
    Wang, AW
    Saraswat, K
    Woo, JCS
    1997 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 20 - 21
  • [42] Investigation of NiSi fully-silicided gate on SiO2 and HfO2 for applications in metal-oxide-semiconductor field-effect transistors
    Huang, Chih-Feng
    Tsui, Bing-Yue
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (07): : 5702 - 5707
  • [43] Double-gate SOI devices for low-power and high-performance applications
    Roy, K
    Mahmoodi, H
    Mukhopadhyay, S
    Ananthan, H
    Bansal, A
    Cakici, T
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 217 - 224
  • [44] Double-gate SOI devices for low-power and high-performance applications
    Roy, K
    Mahmoodi, H
    Mukhopadhyay, S
    Ananthan, H
    Bansal, A
    Cakici, T
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 445 - 452
  • [45] Negative capacitance double-gate MOSFET for advanced low-power electronic applications
    Kumar, Amit
    Communication, Saurabh Chaturvedi
    Kumar, Satyendra
    MICROELECTRONICS JOURNAL, 2025, 159
  • [46] Gate Oxide and Implantation Process Co-Optimization for Low-Power MCU Applications
    Zhao, Zijian
    Zhou, Yao
    Zhu, Hao
    Sun, Qingqing
    Zhang, David Wei
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2021, 9 (09): : 1055 - 1059
  • [47] Analytical modelling and simulation of single-gate SOI TFET for low-power applications
    Samuel, T. S. Arun
    Balamurugan, N. B.
    Bhuvaneswari, S.
    Sharmila, D.
    Padmapriya, K.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2014, 101 (06) : 779 - 788
  • [48] Tunable work function in fully nickel-silicided polysilicon gates for metal gate MOSFET applications
    Yuan, J
    Woo, JCS
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (02) : 87 - 89
  • [49] On the low-frequency noise of pMOSFETs with embedded SiGe source/drain and fully silicided metal gate
    Simoen, E.
    Verheyen, P.
    Shickova, A.
    Loo, R.
    Claeys, C.
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (11) : 987 - 989
  • [50] Low-power high-performance double-gate fully depleted SOI circuit design
    Zhang, RT
    Roy, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (05) : 852 - 862