共 50 条
- [1] On-Chip Device and Circuit Diagnostics on Advanced Technology Nodes by Nanoprobing [J]. 2014 IEEE 21ST INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2014, : 135 - 139
- [2] Model-based SRAF Solutions for Advanced Technology Nodes [J]. 29TH EUROPEAN MASK AND LITHOGRAPHY CONFERENCE, 2013, 8886
- [5] Recess metrology challenges for 3D device architectures in advanced technology nodes [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL XXXVI, 2022, 12053
- [6] Comprehensive SPICE Model for Power Inductor Losses [J]. THIRTY-FOURTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2019), 2019, : 1237 - 1244
- [7] Novel SPICE model for power VDMOS device [J]. Dongnan Daxue Xuebao (Ziran Kexue Ban)/Journal of Southeast University (Natural Science Edition), 2013, 43 (03): : 478 - 482
- [8] Advanced Technology Nodes, a Foundry Perspective [J]. ION IMPLANTATION TECHNOLOGY 2012, 2012, 1496 : 11 - 15
- [10] A comprehensive vertical BJT mismatch model [J]. PROCEEDINGS OF THE 1998 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1998, : 83 - 86