A multistage filterbank-based channelizer and its multiplier-less realization

被引:0
|
作者
Fung, CY [1 ]
Chan, SC [1 ]
机构
[1] Univ Hong Kong, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a multistage filterbank-based channelizer for software radio base stations. The proposed channelizer is capable to receive channels with potentially different bandwidths as required in a multi-standard cellular based station. It consists of multiple stages of DFT filter banks and efficient sample rate changers. The front-end DFT filter bank of the channelizer has a fixed number of channels but the passband supports overlap with each other. The received signals selected by a given output of this filter bank are fed into sample rate changers so that they can fit into the fixed channel spacing of the DFT filter banks in the following stages. Due to the lowered sample rate, these back-end DFT filter banks can have either fixed or variable number of channels. Repeatedly using this multistage architecture, channels with different bandwidths can be isolated. The design and implementation of the proposed channelizer are discussed in detail. An example of dual-mode GSM/W-CDMA channelizer is also discussed to illustrate the proposed design methodology.
引用
收藏
页码:429 / 432
页数:4
相关论文
共 41 条
  • [1] Design of reconfigurable multiplier-less filter structure based on IFIR for digital channelizer
    Varghese, Rinu C.
    Inbanila, K.
    Amir, A.
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2023, 171
  • [2] A Low-Complexity Multiplier-Less Filter Bank Based on Modified IFIR for the SDR Channelizer
    Varghese, Rinu C.
    Amir, A.
    [J]. IETE JOURNAL OF RESEARCH, 2023, 70 (04) : 3334 - 3346
  • [3] On the Design of Multiplier-less Nonuniform Filterbank Transmultiplexer Using Particle Swarm Optimization
    Manoj, V. J.
    Elias, Elizabeth
    [J]. 2009 WORLD CONGRESS ON NATURE & BIOLOGICALLY INSPIRED COMPUTING (NABIC 2009), 2009, : 55 - 60
  • [4] Multiplier-less Hardware Realization of Trigonometric Functions for High Speed Applications
    De, Debaprasad
    Ghosh, Archisman
    Kumar, K. Gaurav
    Saha, Anurup
    Naskar, Mrinal Kanti
    [J]. PROCEEDINGS OF 2018 IEEE APPLIED SIGNAL PROCESSING CONFERENCE (ASPCON), 2018, : 149 - 152
  • [5] Multiplier-less realization of a poly-phase filter using LUT-based FPGAs
    Turner, RH
    Woods, R
    Courtney, T
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 192 - 201
  • [6] Efficient Multiplier-less Perceptron Architecture for Realization of Multilayer Perceptron Inference Models
    Tripathi, Raghuvendra Pratap
    Tiwari, Manish
    Dhawan, Amit
    Jha, Sumit Kumar
    Singh, Arun Kumar
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 42 (08) : 4637 - 4668
  • [7] Efficient Multiplier-less Perceptron Architecture for Realization of Multilayer Perceptron Inference Models
    Raghuvendra Pratap Tripathi
    Manish Tiwari
    Amit Dhawan
    Sumit Kumar Jha
    Arun Kumar Singh
    [J]. Circuits, Systems, and Signal Processing, 2023, 42 : 4637 - 4668
  • [8] The design and multiplier-less realization of software radio receivers with reduced system delay
    Yeung, KS
    Chan, SC
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (12) : 2444 - 2459
  • [9] On the design and multiplier-less realization of digital if for software radio receivers with prescribed output accuracy
    Chan, SC
    Yeung, KS
    [J]. DSP 2002: 14TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING PROCEEDINGS, VOLS 1 AND 2, 2002, : 277 - 280
  • [10] NoC Based Multiplier-less Constant Geometry FFT Architecture
    Prasad, N.
    Chakrabarti, Indrajit
    Chattopadhyay, Santanu
    [J]. 2014 FOURTH INTERNATIONAL CONFERENCE OF EMERGING APPLICATIONS OF INFORMATION TECHNOLOGY (EAIT), 2014, : 173 - 178